URL
https://opencores.org/ocsvn/openmsp430/openmsp430/trunk
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
29 |
olivier.gi |
This is OpenMSP430 core+peripherals implementation adapted for Altera DE1 board.
|
2 |
|
|
|
3 |
|
|
It is based on original Olivier's adaptation for Diligent S3 board, but has following distinctions:
|
4 |
|
|
|
5 |
|
|
1. Fixed 7segment core, since DE1 has non-muxed digits.
|
6 |
|
|
2. It is adapted for MegaWizard-generated 16-bit wide on-chip ROMs and RAMs.
|
7 |
|
|
3. Debug ROM write is removed (although it shouldn't be a problem to return it back).
|
8 |
|
|
Anyway I haven't used any debug features.
|
9 |
|
|
4. As an alternative to the embedded synchronous RAM, there is ext_de1_sram module that
|
10 |
|
|
allows core to access external on-board static RAM.
|
11 |
|
|
5. Core is configured to have non-standard ROM and RAM sizes (4kB and 1kB), so make
|
12 |
|
|
sure the OpenMSP430_defines.v file is properly updated
|
13 |
|
|
6. There is new software project that uses custom linker script to compile for non-standard
|
14 |
|
|
ROM and RAM sizes.
|
15 |
|
|
|
16 |
|
|
Any questions? lvd.mhm@gmail.com
|
17 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.