OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [actel_m1a3pl_dev_kit/] [rtl/] [verilog/] [openmsp430/] [filelist.f] - Blame information for rev 218

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 202 olivier.gi
//=============================================================================
2
// Copyright (C) 2001 Authors
3
//
4
// This source file may be used and distributed without restriction provided
5
// that this copyright statement is not removed from the file and that any
6
// derivative work contains the original copyright notice and the associated
7
// disclaimer.
8
//
9
// This source file is free software; you can redistribute it and/or modify0
10
// it under the terms of the GNU Lesser General Public License as published
11
// by the Free Software Foundation; either version 2.1 of the License, or
12
// (at your option) any later version.
13
//
14
// This source is distributed in the hope that it will be useful, but WITHOUT
15
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
16
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public
17
// License for more details.
18
//
19
// You should have received a copy of the GNU Lesser General Public License
20
// along with this source; if not, write to the Free Software Foundation,
21
// Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
22
//
23
//-----------------------------------------------------------------------------
24
//
25
// File Name: filelist.f
26
//
27
// Author(s):
28
//             - Olivier Girard,    olgirard@gmail.com
29
//
30
//-----------------------------------------------------------------------------
31
// $Rev: 103 $
32
// $LastChangedBy: olivier.girard $
33
// $LastChangedDate: 2011-03-05 15:44:48 +0100 (Sat, 05 Mar 2011) $
34
//=============================================================================
35
 
36
//=============================================================================
37
// Module specific modules
38
//=============================================================================
39
../../../rtl/verilog/openMSP430_defines.v
40
../../../rtl/verilog/openMSP430.v
41
../../../rtl/verilog/omsp_frontend.v
42
../../../rtl/verilog/omsp_execution_unit.v
43
../../../rtl/verilog/omsp_register_file.v
44
../../../rtl/verilog/omsp_alu.v
45
../../../rtl/verilog/omsp_sfr.v
46
../../../rtl/verilog/omsp_clock_module.v
47
../../../rtl/verilog/omsp_mem_backbone.v
48
../../../rtl/verilog/omsp_watchdog.v
49
../../../rtl/verilog/omsp_dbg.v
50
../../../rtl/verilog/omsp_dbg_uart.v
51
../../../rtl/verilog/omsp_dbg_i2c.v
52
../../../rtl/verilog/omsp_dbg_hwbrk.v
53
../../../rtl/verilog/omsp_multiplier.v
54
../../../rtl/verilog/omsp_sync_reset.v
55
../../../rtl/verilog/omsp_sync_cell.v
56
../../../rtl/verilog/omsp_scan_mux.v
57
../../../rtl/verilog/omsp_and_gate.v
58
../../../rtl/verilog/omsp_wakeup_cell.v
59
../../../rtl/verilog/omsp_clock_gate.v
60
../../../rtl/verilog/omsp_clock_mux.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.