OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [altera_de0_nano_soc/] [doc/] [Terasic/] [DE0_NANO_SOC/] [Demonstrations/] [FPGA/] [DE0_NANO_SOC_ADC/] [software/] [DE0_NANO_SOC_ADC_bsp/] [alt_sys_init.c] - Blame information for rev 221

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 221 olivier.gi
/*
2
 * alt_sys_init.c - HAL initialization source
3
 *
4
 * Machine generated for CPU 'nios2_qsys' in SOPC Builder design 'DE0_NANO_SOC_QSYS'
5
 * SOPC Builder design path: ../../DE0_NANO_SOC_QSYS.sopcinfo
6
 *
7
 * Generated: Thu Dec 18 16:09:20 CST 2014
8
 */
9
 
10
/*
11
 * DO NOT MODIFY THIS FILE
12
 *
13
 * Changing this file will have subtle consequences
14
 * which will almost certainly lead to a nonfunctioning
15
 * system. If you do modify this file, be aware that your
16
 * changes will be overwritten and lost when this file
17
 * is generated again.
18
 *
19
 * DO NOT MODIFY THIS FILE
20
 */
21
 
22
/*
23
 * License Agreement
24
 *
25
 * Copyright (c) 2008
26
 * Altera Corporation, San Jose, California, USA.
27
 * All rights reserved.
28
 *
29
 * Permission is hereby granted, free of charge, to any person obtaining a
30
 * copy of this software and associated documentation files (the "Software"),
31
 * to deal in the Software without restriction, including without limitation
32
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
33
 * and/or sell copies of the Software, and to permit persons to whom the
34
 * Software is furnished to do so, subject to the following conditions:
35
 *
36
 * The above copyright notice and this permission notice shall be included in
37
 * all copies or substantial portions of the Software.
38
 *
39
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
40
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
41
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
42
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
43
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
44
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
45
 * DEALINGS IN THE SOFTWARE.
46
 *
47
 * This agreement shall be governed in all respects by the laws of the State
48
 * of California and by the laws of the United States of America.
49
 */
50
 
51
#include "system.h"
52
#include "sys/alt_irq.h"
53
#include "sys/alt_sys_init.h"
54
 
55
#include <stddef.h>
56
 
57
/*
58
 * Device headers
59
 */
60
 
61
#include "altera_nios2_qsys_irq.h"
62
#include "altera_avalon_jtag_uart.h"
63
#include "altera_avalon_sysid_qsys.h"
64
 
65
/*
66
 * Allocate the device storage
67
 */
68
 
69
ALTERA_NIOS2_QSYS_IRQ_INSTANCE ( NIOS2_QSYS, nios2_qsys);
70
ALTERA_AVALON_JTAG_UART_INSTANCE ( JTAG_UART, jtag_uart);
71
ALTERA_AVALON_SYSID_QSYS_INSTANCE ( SYSID_QSYS, sysid_qsys);
72
 
73
/*
74
 * Initialize the interrupt controller devices
75
 * and then enable interrupts in the CPU.
76
 * Called before alt_sys_init().
77
 * The "base" parameter is ignored and only
78
 * present for backwards-compatibility.
79
 */
80
 
81
void alt_irq_init ( const void* base )
82
{
83
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2_QSYS, nios2_qsys);
84
    alt_irq_cpu_enable_interrupts();
85
}
86
 
87
/*
88
 * Initialize the non-interrupt controller devices.
89
 * Called after alt_irq_init().
90
 */
91
 
92
void alt_sys_init( void )
93
{
94
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
95
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS, sysid_qsys);
96
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.