OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [altera_de0_nano_soc/] [doc/] [Terasic/] [DE0_NANO_SOC/] [Demonstrations/] [FPGA/] [DE0_NANO_SOC_ADC/] [software/] [DE0_NANO_SOC_ADC_bsp/] [memory.gdb] - Blame information for rev 221

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 221 olivier.gi
# memory.gdb - GDB memory region definitions
2
#
3
# Machine generated for CPU 'nios2_qsys' in SOPC Builder design 'DE0_NANO_SOC_QSYS'
4
# SOPC Builder design path: ../../DE0_NANO_SOC_QSYS.sopcinfo
5
#
6
# Generated: Thu Dec 18 16:09:20 CST 2014
7
 
8
# DO NOT MODIFY THIS FILE
9
#
10
# Changing this file will have subtle consequences
11
# which will almost certainly lead to a nonfunctioning
12
# system. If you do modify this file, be aware that your
13
# changes will be overwritten and lost when this file
14
# is generated again.
15
#
16
# DO NOT MODIFY THIS FILE
17
 
18
# License Agreement
19
#
20
# Copyright (c) 2008
21
# Altera Corporation, San Jose, California, USA.
22
# All rights reserved.
23
#
24
# Permission is hereby granted, free of charge, to any person obtaining a
25
# copy of this software and associated documentation files (the "Software"),
26
# to deal in the Software without restriction, including without limitation
27
# the rights to use, copy, modify, merge, publish, distribute, sublicense,
28
# and/or sell copies of the Software, and to permit persons to whom the
29
# Software is furnished to do so, subject to the following conditions:
30
#
31
# The above copyright notice and this permission notice shall be included in
32
# all copies or substantial portions of the Software.
33
#
34
# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
35
# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
36
# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
37
# AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
38
# LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
39
# FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
40
# DEALINGS IN THE SOFTWARE.
41
#
42
# This agreement shall be governed in all respects by the laws of the State
43
# of California and by the laws of the United States of America.
44
 
45
# Define memory regions for each memory connected to the CPU.
46
# The cache attribute is specified which improves GDB performance
47
# by allowing GDB to cache memory contents on the host.
48
 
49
# onchip_memory2
50
memory 0x40000 0x67100 cache

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.