| 1 |
221 |
olivier.gi |
//IP Functional Simulation Model
|
| 2 |
|
|
//VERSION_BEGIN 14.1 cbx_mgl 2014:12:03:18:06:09:SJ cbx_simgen 2014:12:03:18:04:04:SJ VERSION_END
|
| 3 |
|
|
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
|
| 4 |
|
|
// altera message_off 10463
|
| 5 |
|
|
|
| 6 |
|
|
|
| 7 |
|
|
|
| 8 |
|
|
// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
|
| 9 |
|
|
// Your use of Altera Corporation's design tools, logic functions
|
| 10 |
|
|
// and other software and tools, and its AMPP partner logic
|
| 11 |
|
|
// functions, and any output files from any of the foregoing
|
| 12 |
|
|
// (including device programming or simulation files), and any
|
| 13 |
|
|
// associated documentation or information are expressly subject
|
| 14 |
|
|
// to the terms and conditions of the Altera Program License
|
| 15 |
|
|
// Subscription Agreement, the Altera Quartus II License Agreement,
|
| 16 |
|
|
// the Altera MegaCore Function License Agreement, or other
|
| 17 |
|
|
// applicable license agreement, including, without limitation,
|
| 18 |
|
|
// that your use is for the sole purpose of programming logic
|
| 19 |
|
|
// devices manufactured by Altera and sold by Altera or its
|
| 20 |
|
|
// authorized distributors. Please refer to the applicable
|
| 21 |
|
|
// agreement for further details.
|
| 22 |
|
|
|
| 23 |
|
|
// You may only use these simulation model output files for simulation
|
| 24 |
|
|
// purposes and expressly not for synthesis or any other purposes (in which
|
| 25 |
|
|
// event Altera disclaims all warranties of any kind).
|
| 26 |
|
|
|
| 27 |
|
|
|
| 28 |
|
|
//synopsys translate_off
|
| 29 |
|
|
|
| 30 |
|
|
//synthesis_resources = altera_pll 1
|
| 31 |
|
|
`timescale 1 ps / 1 ps
|
| 32 |
|
|
module pll
|
| 33 |
|
|
(
|
| 34 |
|
|
locked,
|
| 35 |
|
|
outclk_0,
|
| 36 |
|
|
refclk,
|
| 37 |
|
|
rst) /* synthesis synthesis_clearbox=1 */;
|
| 38 |
|
|
output locked;
|
| 39 |
|
|
output outclk_0;
|
| 40 |
|
|
input refclk;
|
| 41 |
|
|
input rst;
|
| 42 |
|
|
|
| 43 |
|
|
wire wire_pll_altera_pll_altera_pll_i_639_locked;
|
| 44 |
|
|
wire [0:0] wire_pll_altera_pll_altera_pll_i_639_outclk;
|
| 45 |
|
|
|
| 46 |
|
|
altera_pll pll_altera_pll_altera_pll_i_639
|
| 47 |
|
|
(
|
| 48 |
|
|
.fbclk(1'b0),
|
| 49 |
|
|
.locked(wire_pll_altera_pll_altera_pll_i_639_locked),
|
| 50 |
|
|
.outclk(wire_pll_altera_pll_altera_pll_i_639_outclk),
|
| 51 |
|
|
.refclk(refclk),
|
| 52 |
|
|
.rst(rst));
|
| 53 |
|
|
defparam
|
| 54 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_bypass_en0 = "false",
|
| 55 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_bypass_en1 = "false",
|
| 56 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_bypass_en10 = "false",
|
| 57 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_bypass_en11 = "false",
|
| 58 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_bypass_en12 = "false",
|
| 59 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_bypass_en13 = "false",
|
| 60 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_bypass_en14 = "false",
|
| 61 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_bypass_en15 = "false",
|
| 62 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_bypass_en16 = "false",
|
| 63 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_bypass_en17 = "false",
|
| 64 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_bypass_en2 = "false",
|
| 65 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_bypass_en3 = "false",
|
| 66 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_bypass_en4 = "false",
|
| 67 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_bypass_en5 = "false",
|
| 68 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_bypass_en6 = "false",
|
| 69 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_bypass_en7 = "false",
|
| 70 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_bypass_en8 = "false",
|
| 71 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_bypass_en9 = "false",
|
| 72 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_hi_div0 = 1,
|
| 73 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_hi_div1 = 1,
|
| 74 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_hi_div10 = 1,
|
| 75 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_hi_div11 = 1,
|
| 76 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_hi_div12 = 1,
|
| 77 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_hi_div13 = 1,
|
| 78 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_hi_div14 = 1,
|
| 79 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_hi_div15 = 1,
|
| 80 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_hi_div16 = 1,
|
| 81 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_hi_div17 = 1,
|
| 82 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_hi_div2 = 1,
|
| 83 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_hi_div3 = 1,
|
| 84 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_hi_div4 = 1,
|
| 85 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_hi_div5 = 1,
|
| 86 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_hi_div6 = 1,
|
| 87 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_hi_div7 = 1,
|
| 88 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_hi_div8 = 1,
|
| 89 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_hi_div9 = 1,
|
| 90 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_in_src0 = "ph_mux_clk",
|
| 91 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_in_src1 = "ph_mux_clk",
|
| 92 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_in_src10 = "ph_mux_clk",
|
| 93 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_in_src11 = "ph_mux_clk",
|
| 94 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_in_src12 = "ph_mux_clk",
|
| 95 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_in_src13 = "ph_mux_clk",
|
| 96 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_in_src14 = "ph_mux_clk",
|
| 97 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_in_src15 = "ph_mux_clk",
|
| 98 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_in_src16 = "ph_mux_clk",
|
| 99 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_in_src17 = "ph_mux_clk",
|
| 100 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_in_src2 = "ph_mux_clk",
|
| 101 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_in_src3 = "ph_mux_clk",
|
| 102 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_in_src4 = "ph_mux_clk",
|
| 103 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_in_src5 = "ph_mux_clk",
|
| 104 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_in_src6 = "ph_mux_clk",
|
| 105 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_in_src7 = "ph_mux_clk",
|
| 106 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_in_src8 = "ph_mux_clk",
|
| 107 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_in_src9 = "ph_mux_clk",
|
| 108 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_lo_div0 = 1,
|
| 109 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_lo_div1 = 1,
|
| 110 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_lo_div10 = 1,
|
| 111 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_lo_div11 = 1,
|
| 112 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_lo_div12 = 1,
|
| 113 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_lo_div13 = 1,
|
| 114 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_lo_div14 = 1,
|
| 115 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_lo_div15 = 1,
|
| 116 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_lo_div16 = 1,
|
| 117 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_lo_div17 = 1,
|
| 118 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_lo_div2 = 1,
|
| 119 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_lo_div3 = 1,
|
| 120 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_lo_div4 = 1,
|
| 121 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_lo_div5 = 1,
|
| 122 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_lo_div6 = 1,
|
| 123 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_lo_div7 = 1,
|
| 124 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_lo_div8 = 1,
|
| 125 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_lo_div9 = 1,
|
| 126 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_odd_div_duty_en0 = "false",
|
| 127 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_odd_div_duty_en1 = "false",
|
| 128 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_odd_div_duty_en10 = "false",
|
| 129 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_odd_div_duty_en11 = "false",
|
| 130 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_odd_div_duty_en12 = "false",
|
| 131 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_odd_div_duty_en13 = "false",
|
| 132 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_odd_div_duty_en14 = "false",
|
| 133 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_odd_div_duty_en15 = "false",
|
| 134 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_odd_div_duty_en16 = "false",
|
| 135 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_odd_div_duty_en17 = "false",
|
| 136 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_odd_div_duty_en2 = "false",
|
| 137 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_odd_div_duty_en3 = "false",
|
| 138 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_odd_div_duty_en4 = "false",
|
| 139 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_odd_div_duty_en5 = "false",
|
| 140 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_odd_div_duty_en6 = "false",
|
| 141 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_odd_div_duty_en7 = "false",
|
| 142 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_odd_div_duty_en8 = "false",
|
| 143 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_odd_div_duty_en9 = "false",
|
| 144 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_ph_mux_prst0 = 0,
|
| 145 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_ph_mux_prst1 = 0,
|
| 146 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_ph_mux_prst10 = 0,
|
| 147 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_ph_mux_prst11 = 0,
|
| 148 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_ph_mux_prst12 = 0,
|
| 149 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_ph_mux_prst13 = 0,
|
| 150 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_ph_mux_prst14 = 0,
|
| 151 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_ph_mux_prst15 = 0,
|
| 152 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_ph_mux_prst16 = 0,
|
| 153 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_ph_mux_prst17 = 0,
|
| 154 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_ph_mux_prst2 = 0,
|
| 155 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_ph_mux_prst3 = 0,
|
| 156 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_ph_mux_prst4 = 0,
|
| 157 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_ph_mux_prst5 = 0,
|
| 158 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_ph_mux_prst6 = 0,
|
| 159 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_ph_mux_prst7 = 0,
|
| 160 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_ph_mux_prst8 = 0,
|
| 161 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_ph_mux_prst9 = 0,
|
| 162 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_prst0 = 1,
|
| 163 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_prst1 = 1,
|
| 164 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_prst10 = 1,
|
| 165 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_prst11 = 1,
|
| 166 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_prst12 = 1,
|
| 167 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_prst13 = 1,
|
| 168 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_prst14 = 1,
|
| 169 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_prst15 = 1,
|
| 170 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_prst16 = 1,
|
| 171 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_prst17 = 1,
|
| 172 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_prst2 = 1,
|
| 173 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_prst3 = 1,
|
| 174 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_prst4 = 1,
|
| 175 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_prst5 = 1,
|
| 176 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_prst6 = 1,
|
| 177 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_prst7 = 1,
|
| 178 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_prst8 = 1,
|
| 179 |
|
|
pll_altera_pll_altera_pll_i_639.c_cnt_prst9 = 1,
|
| 180 |
|
|
pll_altera_pll_altera_pll_i_639.clock_name_0 = "UNUSED",
|
| 181 |
|
|
pll_altera_pll_altera_pll_i_639.clock_name_1 = "UNUSED",
|
| 182 |
|
|
pll_altera_pll_altera_pll_i_639.clock_name_2 = "UNUSED",
|
| 183 |
|
|
pll_altera_pll_altera_pll_i_639.clock_name_3 = "UNUSED",
|
| 184 |
|
|
pll_altera_pll_altera_pll_i_639.clock_name_4 = "UNUSED",
|
| 185 |
|
|
pll_altera_pll_altera_pll_i_639.clock_name_5 = "UNUSED",
|
| 186 |
|
|
pll_altera_pll_altera_pll_i_639.clock_name_6 = "UNUSED",
|
| 187 |
|
|
pll_altera_pll_altera_pll_i_639.clock_name_7 = "UNUSED",
|
| 188 |
|
|
pll_altera_pll_altera_pll_i_639.clock_name_8 = "UNUSED",
|
| 189 |
|
|
pll_altera_pll_altera_pll_i_639.clock_name_global_0 = "false",
|
| 190 |
|
|
pll_altera_pll_altera_pll_i_639.clock_name_global_1 = "false",
|
| 191 |
|
|
pll_altera_pll_altera_pll_i_639.clock_name_global_2 = "false",
|
| 192 |
|
|
pll_altera_pll_altera_pll_i_639.clock_name_global_3 = "false",
|
| 193 |
|
|
pll_altera_pll_altera_pll_i_639.clock_name_global_4 = "false",
|
| 194 |
|
|
pll_altera_pll_altera_pll_i_639.clock_name_global_5 = "false",
|
| 195 |
|
|
pll_altera_pll_altera_pll_i_639.clock_name_global_6 = "false",
|
| 196 |
|
|
pll_altera_pll_altera_pll_i_639.clock_name_global_7 = "false",
|
| 197 |
|
|
pll_altera_pll_altera_pll_i_639.clock_name_global_8 = "false",
|
| 198 |
|
|
pll_altera_pll_altera_pll_i_639.data_rate = 0,
|
| 199 |
|
|
pll_altera_pll_altera_pll_i_639.deserialization_factor = 4,
|
| 200 |
|
|
pll_altera_pll_altera_pll_i_639.duty_cycle0 = 50,
|
| 201 |
|
|
pll_altera_pll_altera_pll_i_639.duty_cycle1 = 50,
|
| 202 |
|
|
pll_altera_pll_altera_pll_i_639.duty_cycle10 = 50,
|
| 203 |
|
|
pll_altera_pll_altera_pll_i_639.duty_cycle11 = 50,
|
| 204 |
|
|
pll_altera_pll_altera_pll_i_639.duty_cycle12 = 50,
|
| 205 |
|
|
pll_altera_pll_altera_pll_i_639.duty_cycle13 = 50,
|
| 206 |
|
|
pll_altera_pll_altera_pll_i_639.duty_cycle14 = 50,
|
| 207 |
|
|
pll_altera_pll_altera_pll_i_639.duty_cycle15 = 50,
|
| 208 |
|
|
pll_altera_pll_altera_pll_i_639.duty_cycle16 = 50,
|
| 209 |
|
|
pll_altera_pll_altera_pll_i_639.duty_cycle17 = 50,
|
| 210 |
|
|
pll_altera_pll_altera_pll_i_639.duty_cycle2 = 50,
|
| 211 |
|
|
pll_altera_pll_altera_pll_i_639.duty_cycle3 = 50,
|
| 212 |
|
|
pll_altera_pll_altera_pll_i_639.duty_cycle4 = 50,
|
| 213 |
|
|
pll_altera_pll_altera_pll_i_639.duty_cycle5 = 50,
|
| 214 |
|
|
pll_altera_pll_altera_pll_i_639.duty_cycle6 = 50,
|
| 215 |
|
|
pll_altera_pll_altera_pll_i_639.duty_cycle7 = 50,
|
| 216 |
|
|
pll_altera_pll_altera_pll_i_639.duty_cycle8 = 50,
|
| 217 |
|
|
pll_altera_pll_altera_pll_i_639.duty_cycle9 = 50,
|
| 218 |
|
|
pll_altera_pll_altera_pll_i_639.fractional_vco_multiplier = "false",
|
| 219 |
|
|
pll_altera_pll_altera_pll_i_639.m_cnt_bypass_en = "false",
|
| 220 |
|
|
pll_altera_pll_altera_pll_i_639.m_cnt_hi_div = 1,
|
| 221 |
|
|
pll_altera_pll_altera_pll_i_639.m_cnt_lo_div = 1,
|
| 222 |
|
|
pll_altera_pll_altera_pll_i_639.m_cnt_odd_div_duty_en = "false",
|
| 223 |
|
|
pll_altera_pll_altera_pll_i_639.mimic_fbclk_type = "gclk",
|
| 224 |
|
|
pll_altera_pll_altera_pll_i_639.n_cnt_bypass_en = "false",
|
| 225 |
|
|
pll_altera_pll_altera_pll_i_639.n_cnt_hi_div = 1,
|
| 226 |
|
|
pll_altera_pll_altera_pll_i_639.n_cnt_lo_div = 1,
|
| 227 |
|
|
pll_altera_pll_altera_pll_i_639.n_cnt_odd_div_duty_en = "false",
|
| 228 |
|
|
pll_altera_pll_altera_pll_i_639.number_of_clocks = 1,
|
| 229 |
|
|
pll_altera_pll_altera_pll_i_639.operation_mode = "normal",
|
| 230 |
|
|
pll_altera_pll_altera_pll_i_639.output_clock_frequency0 = "5.000000 MHz",
|
| 231 |
|
|
pll_altera_pll_altera_pll_i_639.output_clock_frequency1 = "0 MHz",
|
| 232 |
|
|
pll_altera_pll_altera_pll_i_639.output_clock_frequency10 = "0 MHz",
|
| 233 |
|
|
pll_altera_pll_altera_pll_i_639.output_clock_frequency11 = "0 MHz",
|
| 234 |
|
|
pll_altera_pll_altera_pll_i_639.output_clock_frequency12 = "0 MHz",
|
| 235 |
|
|
pll_altera_pll_altera_pll_i_639.output_clock_frequency13 = "0 MHz",
|
| 236 |
|
|
pll_altera_pll_altera_pll_i_639.output_clock_frequency14 = "0 MHz",
|
| 237 |
|
|
pll_altera_pll_altera_pll_i_639.output_clock_frequency15 = "0 MHz",
|
| 238 |
|
|
pll_altera_pll_altera_pll_i_639.output_clock_frequency16 = "0 MHz",
|
| 239 |
|
|
pll_altera_pll_altera_pll_i_639.output_clock_frequency17 = "0 MHz",
|
| 240 |
|
|
pll_altera_pll_altera_pll_i_639.output_clock_frequency2 = "0 MHz",
|
| 241 |
|
|
pll_altera_pll_altera_pll_i_639.output_clock_frequency3 = "0 MHz",
|
| 242 |
|
|
pll_altera_pll_altera_pll_i_639.output_clock_frequency4 = "0 MHz",
|
| 243 |
|
|
pll_altera_pll_altera_pll_i_639.output_clock_frequency5 = "0 MHz",
|
| 244 |
|
|
pll_altera_pll_altera_pll_i_639.output_clock_frequency6 = "0 MHz",
|
| 245 |
|
|
pll_altera_pll_altera_pll_i_639.output_clock_frequency7 = "0 MHz",
|
| 246 |
|
|
pll_altera_pll_altera_pll_i_639.output_clock_frequency8 = "0 MHz",
|
| 247 |
|
|
pll_altera_pll_altera_pll_i_639.output_clock_frequency9 = "0 MHz",
|
| 248 |
|
|
pll_altera_pll_altera_pll_i_639.phase_shift0 = "0 ps",
|
| 249 |
|
|
pll_altera_pll_altera_pll_i_639.phase_shift1 = "0 ps",
|
| 250 |
|
|
pll_altera_pll_altera_pll_i_639.phase_shift10 = "0 ps",
|
| 251 |
|
|
pll_altera_pll_altera_pll_i_639.phase_shift11 = "0 ps",
|
| 252 |
|
|
pll_altera_pll_altera_pll_i_639.phase_shift12 = "0 ps",
|
| 253 |
|
|
pll_altera_pll_altera_pll_i_639.phase_shift13 = "0 ps",
|
| 254 |
|
|
pll_altera_pll_altera_pll_i_639.phase_shift14 = "0 ps",
|
| 255 |
|
|
pll_altera_pll_altera_pll_i_639.phase_shift15 = "0 ps",
|
| 256 |
|
|
pll_altera_pll_altera_pll_i_639.phase_shift16 = "0 ps",
|
| 257 |
|
|
pll_altera_pll_altera_pll_i_639.phase_shift17 = "0 ps",
|
| 258 |
|
|
pll_altera_pll_altera_pll_i_639.phase_shift2 = "0 ps",
|
| 259 |
|
|
pll_altera_pll_altera_pll_i_639.phase_shift3 = "0 ps",
|
| 260 |
|
|
pll_altera_pll_altera_pll_i_639.phase_shift4 = "0 ps",
|
| 261 |
|
|
pll_altera_pll_altera_pll_i_639.phase_shift5 = "0 ps",
|
| 262 |
|
|
pll_altera_pll_altera_pll_i_639.phase_shift6 = "0 ps",
|
| 263 |
|
|
pll_altera_pll_altera_pll_i_639.phase_shift7 = "0 ps",
|
| 264 |
|
|
pll_altera_pll_altera_pll_i_639.phase_shift8 = "0 ps",
|
| 265 |
|
|
pll_altera_pll_altera_pll_i_639.phase_shift9 = "0 ps",
|
| 266 |
|
|
pll_altera_pll_altera_pll_i_639.pll_auto_clk_sw_en = "false",
|
| 267 |
|
|
pll_altera_pll_altera_pll_i_639.pll_bw_sel = "low",
|
| 268 |
|
|
pll_altera_pll_altera_pll_i_639.pll_bwctrl = 0,
|
| 269 |
|
|
pll_altera_pll_altera_pll_i_639.pll_clk_loss_sw_en = "false",
|
| 270 |
|
|
pll_altera_pll_altera_pll_i_639.pll_clk_sw_dly = 0,
|
| 271 |
|
|
pll_altera_pll_altera_pll_i_639.pll_clkin_0_src = "clk_0",
|
| 272 |
|
|
pll_altera_pll_altera_pll_i_639.pll_clkin_1_src = "clk_0",
|
| 273 |
|
|
pll_altera_pll_altera_pll_i_639.pll_cp_current = 0,
|
| 274 |
|
|
pll_altera_pll_altera_pll_i_639.pll_dsm_out_sel = "1st_order",
|
| 275 |
|
|
pll_altera_pll_altera_pll_i_639.pll_extclk_0_cnt_src = "pll_extclk_cnt_src_vss",
|
| 276 |
|
|
pll_altera_pll_altera_pll_i_639.pll_extclk_1_cnt_src = "pll_extclk_cnt_src_vss",
|
| 277 |
|
|
pll_altera_pll_altera_pll_i_639.pll_fbclk_mux_1 = "glb",
|
| 278 |
|
|
pll_altera_pll_altera_pll_i_639.pll_fbclk_mux_2 = "fb_1",
|
| 279 |
|
|
pll_altera_pll_altera_pll_i_639.pll_fractional_cout = 24,
|
| 280 |
|
|
pll_altera_pll_altera_pll_i_639.pll_fractional_division = 1,
|
| 281 |
|
|
pll_altera_pll_altera_pll_i_639.pll_m_cnt_in_src = "ph_mux_clk",
|
| 282 |
|
|
pll_altera_pll_altera_pll_i_639.pll_manu_clk_sw_en = "false",
|
| 283 |
|
|
pll_altera_pll_altera_pll_i_639.pll_output_clk_frequency = "0 MHz",
|
| 284 |
|
|
pll_altera_pll_altera_pll_i_639.pll_slf_rst = "false",
|
| 285 |
|
|
pll_altera_pll_altera_pll_i_639.pll_subtype = "General",
|
| 286 |
|
|
pll_altera_pll_altera_pll_i_639.pll_type = "General",
|
| 287 |
|
|
pll_altera_pll_altera_pll_i_639.pll_vco_div = 1,
|
| 288 |
|
|
pll_altera_pll_altera_pll_i_639.pll_vcoph_div = 1,
|
| 289 |
|
|
pll_altera_pll_altera_pll_i_639.refclk1_frequency = "0 MHz",
|
| 290 |
|
|
pll_altera_pll_altera_pll_i_639.reference_clock_frequency = "50.0 MHz",
|
| 291 |
|
|
pll_altera_pll_altera_pll_i_639.sim_additional_refclk_cycles_to_lock = 0;
|
| 292 |
|
|
assign
|
| 293 |
|
|
locked = wire_pll_altera_pll_altera_pll_i_639_locked,
|
| 294 |
|
|
outclk_0 = wire_pll_altera_pll_altera_pll_i_639_outclk[0];
|
| 295 |
|
|
endmodule //pll
|
| 296 |
|
|
//synopsys translate_on
|
| 297 |
|
|
//VALID FILE
|
