OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [altera_de0_nano_soc/] [rtl/] [verilog/] [mega/] [in_buf.v] - Blame information for rev 221

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 221 olivier.gi 
// megafunction wizard: %ALTIOBUF%
2 
// GENERATION: STANDARD
3 
// VERSION: WM1.0
4 
// MODULE: altiobuf_in
5 
 
6 
// ============================================================
7 
// File Name: in_buf.v
8 
// Megafunction Name(s):
9 
//                      altiobuf_in
10 
//
11 
// Simulation Library Files(s):
12 
//                      cyclonev
13 
// ============================================================
14 
// ************************************************************
15 
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16 
//
17 
// 15.0.0 Build 145 04/22/2015 SJ Web Edition
18 
// ************************************************************
19 
 
20 
 
21 
//Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
22 
//Your use of Altera Corporation's design tools, logic functions
23 
//and other software and tools, and its AMPP partner logic
24 
//functions, and any output files from any of the foregoing
25 
//(including device programming or simulation files), and any
26 
//associated documentation or information are expressly subject
27 
//to the terms and conditions of the Altera Program License
28 
//Subscription Agreement, the Altera Quartus II License Agreement,
29 
//the Altera MegaCore Function License Agreement, or other
30 
//applicable license agreement, including, without limitation,
31 
//that your use is for the sole purpose of programming logic
32 
//devices manufactured by Altera and sold by Altera or its
33 
//authorized distributors.  Please refer to the applicable
34 
//agreement for further details.
35 
 
36 
 
37 
//altiobuf_in CBX_AUTO_BLACKBOX="ALL" DEVICE_FAMILY="Cyclone V" ENABLE_BUS_HOLD="FALSE" NUMBER_OF_CHANNELS=1 USE_DIFFERENTIAL_MODE="FALSE" USE_DYNAMIC_TERMINATION_CONTROL="FALSE" datain dataout
38 
//VERSION_BEGIN 15.0 cbx_altiobuf_in 2015:04:15:19:11:38:SJ cbx_mgl 2015:04:15:20:18:26:SJ cbx_stratixiii 2015:04:15:19:11:39:SJ cbx_stratixv 2015:04:15:19:11:39:SJ  VERSION_END
39 
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
40 
// altera message_off 10463
41 
 
42 
 
43 
//synthesis_resources = cyclonev_io_ibuf 1
44 
//synopsys translate_off
45 
`timescale 1 ps / 1 ps
46 
//synopsys translate_on
47 
module  in_buf_iobuf_in_v0i
48 
        (
49 
        datain,
50 
        dataout) ;
51 
        input   [0:0]  datain;
52 
        output   [0:0]  dataout;
53 
 
54 
        wire  [0:0]   wire_ibufa_o;
55 
 
56 
        cyclonev_io_ibuf   ibufa_0
57 
        (
58 
        .i(datain),
59 
        .o(wire_ibufa_o[0:0])
60 
        `ifndef FORMAL_VERIFICATION
61 
        // synopsys translate_off
62 
        `endif
63 
        ,
64 
        .dynamicterminationcontrol(1'b0),
65 
        .ibar(1'b0)
66 
        `ifndef FORMAL_VERIFICATION
67 
        // synopsys translate_on
68 
        `endif
69 
        );
70 
        defparam
71 
                ibufa_0.bus_hold = "false",
72 
                ibufa_0.differential_mode = "false",
73 
                ibufa_0.lpm_type = "cyclonev_io_ibuf";
74 
        assign
75 
                dataout = wire_ibufa_o;
76 
endmodule //in_buf_iobuf_in_v0i
77 
//VALID FILE
78 
 
79 
 
80 
// synopsys translate_off
81 
`timescale 1 ps / 1 ps
82 
// synopsys translate_on
83 
module in_buf (
84 
        datain,
85 
        dataout);
86 
 
87 
        input   [0:0]  datain;
88 
        output  [0:0]  dataout;
89 
 
90 
        wire [0:0] sub_wire0;
91 
        wire [0:0] dataout = sub_wire0[0:0];
92 
 
93 
        in_buf_iobuf_in_v0i     in_buf_iobuf_in_v0i_component (
94 
                                .datain (datain),
95 
                                .dataout (sub_wire0));
96 
 
97 
endmodule
98 
 
99 
// ============================================================
100 
// CNX file retrieval info
101 
// ============================================================
102 
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
103 
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
104 
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
105 
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
106 
// Retrieval info: CONSTANT: enable_bus_hold STRING "FALSE"
107 
// Retrieval info: CONSTANT: number_of_channels NUMERIC "1"
108 
// Retrieval info: CONSTANT: use_differential_mode STRING "FALSE"
109 
// Retrieval info: CONSTANT: use_dynamic_termination_control STRING "FALSE"
110 
// Retrieval info: USED_PORT: datain 0 0 1 0 INPUT NODEFVAL "datain[0..0]"
111 
// Retrieval info: USED_PORT: dataout 0 0 1 0 OUTPUT NODEFVAL "dataout[0..0]"
112 
// Retrieval info: CONNECT: @datain 0 0 1 0 datain 0 0 1 0
113 
// Retrieval info: CONNECT: dataout 0 0 1 0 @dataout 0 0 1 0
114 
// Retrieval info: GEN_FILE: TYPE_NORMAL in_buf.v TRUE
115 
// Retrieval info: GEN_FILE: TYPE_NORMAL in_buf.inc FALSE
116 
// Retrieval info: GEN_FILE: TYPE_NORMAL in_buf.cmp FALSE
117 
// Retrieval info: GEN_FILE: TYPE_NORMAL in_buf.bsf FALSE
118 
// Retrieval info: GEN_FILE: TYPE_NORMAL in_buf_inst.v FALSE
119 
// Retrieval info: GEN_FILE: TYPE_NORMAL in_buf_bb.v FALSE
120 
// Retrieval info: LIB_FILE: cyclonev

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.