OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [altera_de0_nano_soc/] [rtl/] [verilog/] [mega/] [io_buf.v] - Blame information for rev 221

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 221 olivier.gi
// megafunction wizard: %ALTIOBUF%
2
// GENERATION: STANDARD
3
// VERSION: WM1.0
4
// MODULE: altiobuf_bidir 
5
 
6
// ============================================================
7
// File Name: io_buf.v
8
// Megafunction Name(s):
9
//                      altiobuf_bidir
10
//
11
// Simulation Library Files(s):
12
//                      cyclonev
13
// ============================================================
14
// ************************************************************
15
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16
//
17
// 15.0.0 Build 145 04/22/2015 SJ Web Edition
18
// ************************************************************
19
 
20
 
21
//Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
22
//Your use of Altera Corporation's design tools, logic functions 
23
//and other software and tools, and its AMPP partner logic 
24
//functions, and any output files from any of the foregoing 
25
//(including device programming or simulation files), and any 
26
//associated documentation or information are expressly subject 
27
//to the terms and conditions of the Altera Program License 
28
//Subscription Agreement, the Altera Quartus II License Agreement,
29
//the Altera MegaCore Function License Agreement, or other 
30
//applicable license agreement, including, without limitation, 
31
//that your use is for the sole purpose of programming logic 
32
//devices manufactured by Altera and sold by Altera or its 
33
//authorized distributors.  Please refer to the applicable 
34
//agreement for further details.
35
 
36
 
37
//altiobuf_bidir CBX_AUTO_BLACKBOX="ALL" DEVICE_FAMILY="Cyclone V" ENABLE_BUS_HOLD="FALSE" NUMBER_OF_CHANNELS=1 OPEN_DRAIN_OUTPUT="FALSE" USE_DIFFERENTIAL_MODE="FALSE" USE_DYNAMIC_TERMINATION_CONTROL="FALSE" USE_TERMINATION_CONTROL="FALSE" datain dataio dataout oe
38
//VERSION_BEGIN 15.0 cbx_altiobuf_bidir 2015:04:15:19:11:38:SJ cbx_mgl 2015:04:15:20:18:26:SJ cbx_stratixiii 2015:04:15:19:11:39:SJ cbx_stratixv 2015:04:15:19:11:39:SJ  VERSION_END
39
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
40
// altera message_off 10463
41
 
42
 
43
//synthesis_resources = cyclonev_io_ibuf 1 cyclonev_io_obuf 1 
44
//synopsys translate_off
45
`timescale 1 ps / 1 ps
46
//synopsys translate_on
47
module  io_buf_iobuf_bidir_loo
48
        (
49
        datain,
50
        dataio,
51
        dataout,
52
        oe) ;
53
        input   [0:0]  datain;
54
        inout   [0:0]  dataio;
55
        output   [0:0]  dataout;
56
        input   [0:0]  oe;
57
 
58
        wire  [0:0]   wire_ibufa_o;
59
        wire  [0:0]   wire_obufa_o;
60
 
61
        cyclonev_io_ibuf   ibufa_0
62
        (
63
        .i(dataio),
64
        .o(wire_ibufa_o[0:0])
65
        `ifndef FORMAL_VERIFICATION
66
        // synopsys translate_off
67
        `endif
68
        ,
69
        .dynamicterminationcontrol(1'b0),
70
        .ibar(1'b0)
71
        `ifndef FORMAL_VERIFICATION
72
        // synopsys translate_on
73
        `endif
74
        );
75
        defparam
76
                ibufa_0.bus_hold = "false",
77
                ibufa_0.differential_mode = "false",
78
                ibufa_0.lpm_type = "cyclonev_io_ibuf";
79
        cyclonev_io_obuf   obufa_0
80
        (
81
        .i(datain),
82
        .o(wire_obufa_o[0:0]),
83
        .obar(),
84
        .oe(oe)
85
        `ifndef FORMAL_VERIFICATION
86
        // synopsys translate_off
87
        `endif
88
        ,
89
        .dynamicterminationcontrol(1'b0),
90
        .parallelterminationcontrol({16{1'b0}}),
91
        .seriesterminationcontrol({16{1'b0}})
92
        `ifndef FORMAL_VERIFICATION
93
        // synopsys translate_on
94
        `endif
95
        // synopsys translate_off
96
        ,
97
        .devoe(1'b1)
98
        // synopsys translate_on
99
        );
100
        defparam
101
                obufa_0.bus_hold = "false",
102
                obufa_0.open_drain_output = "false",
103
                obufa_0.lpm_type = "cyclonev_io_obuf";
104
        assign
105
                dataio = wire_obufa_o,
106
                dataout = wire_ibufa_o;
107
endmodule //io_buf_iobuf_bidir_loo
108
//VALID FILE
109
 
110
 
111
// synopsys translate_off
112
`timescale 1 ps / 1 ps
113
// synopsys translate_on
114
module io_buf (
115
        datain,
116
        oe,
117
        dataio,
118
        dataout);
119
 
120
        input   [0:0]  datain;
121
        input   [0:0]  oe;
122
        inout   [0:0]  dataio;
123
        output  [0:0]  dataout;
124
 
125
        wire [0:0] sub_wire0;
126
        wire [0:0] dataout = sub_wire0[0:0];
127
 
128
        io_buf_iobuf_bidir_loo  io_buf_iobuf_bidir_loo_component (
129
                                .dataio (dataio),
130
                                .datain (datain),
131
                                .oe (oe),
132
                                .dataout (sub_wire0));
133
 
134
endmodule
135
 
136
// ============================================================
137
// CNX file retrieval info
138
// ============================================================
139
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
140
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
141
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
142
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
143
// Retrieval info: CONSTANT: enable_bus_hold STRING "FALSE"
144
// Retrieval info: CONSTANT: left_shift_series_termination_control STRING "FALSE"
145
// Retrieval info: CONSTANT: number_of_channels NUMERIC "1"
146
// Retrieval info: CONSTANT: open_drain_output STRING "FALSE"
147
// Retrieval info: CONSTANT: use_differential_mode STRING "FALSE"
148
// Retrieval info: CONSTANT: use_dynamic_termination_control STRING "FALSE"
149
// Retrieval info: CONSTANT: use_termination_control STRING "FALSE"
150
// Retrieval info: USED_PORT: datain 0 0 1 0 INPUT NODEFVAL "datain[0..0]"
151
// Retrieval info: USED_PORT: dataio 0 0 1 0 BIDIR NODEFVAL "dataio[0..0]"
152
// Retrieval info: USED_PORT: dataout 0 0 1 0 OUTPUT NODEFVAL "dataout[0..0]"
153
// Retrieval info: USED_PORT: oe 0 0 1 0 INPUT NODEFVAL "oe[0..0]"
154
// Retrieval info: CONNECT: @datain 0 0 1 0 datain 0 0 1 0
155
// Retrieval info: CONNECT: @oe 0 0 1 0 oe 0 0 1 0
156
// Retrieval info: CONNECT: dataio 0 0 1 0 @dataio 0 0 1 0
157
// Retrieval info: CONNECT: dataout 0 0 1 0 @dataout 0 0 1 0
158
// Retrieval info: GEN_FILE: TYPE_NORMAL io_buf.v TRUE
159
// Retrieval info: GEN_FILE: TYPE_NORMAL io_buf.inc FALSE
160
// Retrieval info: GEN_FILE: TYPE_NORMAL io_buf.cmp FALSE
161
// Retrieval info: GEN_FILE: TYPE_NORMAL io_buf.bsf FALSE
162
// Retrieval info: GEN_FILE: TYPE_NORMAL io_buf_inst.v FALSE
163
// Retrieval info: GEN_FILE: TYPE_NORMAL io_buf_bb.v FALSE
164
// Retrieval info: LIB_FILE: cyclonev

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.