1 |
221 |
olivier.gi |
//=============================================================================
|
2 |
|
|
// Copyright (C) 2016 Authors
|
3 |
|
|
//
|
4 |
|
|
// This source file may be used and distributed without restriction provided
|
5 |
|
|
// that this copyright statement is not removed from the file and that any
|
6 |
|
|
// derivative work contains the original copyright notice and the associated
|
7 |
|
|
// disclaimer.
|
8 |
|
|
//
|
9 |
|
|
// This source file is free software; you can redistribute it and/or modify
|
10 |
|
|
// it under the terms of the GNU Lesser General Public License as published
|
11 |
|
|
// by the Free Software Foundation; either version 2.1 of the License, or
|
12 |
|
|
// (at your option) any later version.
|
13 |
|
|
//
|
14 |
|
|
// This source is distributed in the hope that it will be useful, but WITHOUT
|
15 |
|
|
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
16 |
|
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public
|
17 |
|
|
// License for more details.
|
18 |
|
|
//
|
19 |
|
|
// You should have received a copy of the GNU Lesser General Public License
|
20 |
|
|
// along with this source; if not, write to the Free Software Foundation,
|
21 |
|
|
// Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
|
22 |
|
|
//
|
23 |
|
|
//-----------------------------------------------------------------------------
|
24 |
|
|
//
|
25 |
|
|
// File Name: submit.f
|
26 |
|
|
//
|
27 |
|
|
// Author(s):
|
28 |
|
|
// - Olivier Girard, olgirard@gmail.com
|
29 |
|
|
//
|
30 |
|
|
//-----------------------------------------------------------------------------
|
31 |
|
|
// $Rev: 136 $
|
32 |
|
|
// $LastChangedBy: olivier.girard $
|
33 |
|
|
// $LastChangedDate: 2012-03-22 22:14:16 +0100 (Thu, 22 Mar 2012) $
|
34 |
|
|
//=============================================================================
|
35 |
|
|
|
36 |
|
|
//=============================================================================
|
37 |
|
|
// Testbench related
|
38 |
|
|
//=============================================================================
|
39 |
|
|
|
40 |
|
|
+incdir+../../../bench/verilog/
|
41 |
|
|
../../../bench/verilog/tb_openMSP430_fpga.v
|
42 |
|
|
../../../bench/verilog/msp_debug.v
|
43 |
|
|
|
44 |
|
|
|
45 |
|
|
|
46 |
|
|
//=============================================================================
|
47 |
|
|
// Altera library
|
48 |
|
|
//=============================================================================
|
49 |
|
|
+libext+.v
|
50 |
|
|
|
51 |
|
|
../../../bench/verilog/altsyncram.v
|
52 |
|
|
../../../bench/verilog/cyclonev_io.v
|
53 |
|
|
|
54 |
|
|
|
55 |
|
|
//=============================================================================
|
56 |
|
|
// FPGA Specific modules
|
57 |
|
|
//=============================================================================
|
58 |
|
|
|
59 |
|
|
+incdir+../../../rtl/verilog/
|
60 |
|
|
../../../rtl/verilog/openMSP430_fpga.v
|
61 |
|
|
../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v
|
62 |
|
|
../../../rtl/verilog/sync_debouncer_10ms.v
|
63 |
|
|
../../../rtl/verilog/mega/ram_16x75k.v
|
64 |
|
|
../../../rtl/verilog/mega/ram_16x512.v
|
65 |
|
|
../../../rtl/verilog/mega/ram_16x16k.v
|
66 |
|
|
../../../rtl/verilog/mega/ram_16x8k.v
|
67 |
|
|
../../../rtl/verilog/mega/io_buf.v
|
68 |
|
|
../../../rtl/verilog/mega/in_buf.v
|
69 |
|
|
|
70 |
|
|
//=============================================================================
|
71 |
|
|
// openMSP430
|
72 |
|
|
//=============================================================================
|
73 |
|
|
|
74 |
|
|
+incdir+../../../rtl/verilog/openmsp430/
|
75 |
|
|
+incdir+../../../rtl/verilog/openmsp430/periph/
|
76 |
|
|
|
77 |
|
|
../../../rtl/verilog/openmsp430/openMSP430.v
|
78 |
|
|
../../../rtl/verilog/openmsp430/omsp_frontend.v
|
79 |
|
|
../../../rtl/verilog/openmsp430/omsp_execution_unit.v
|
80 |
|
|
../../../rtl/verilog/openmsp430/omsp_register_file.v
|
81 |
|
|
../../../rtl/verilog/openmsp430/omsp_alu.v
|
82 |
|
|
../../../rtl/verilog/openmsp430/omsp_sfr.v
|
83 |
|
|
../../../rtl/verilog/openmsp430/omsp_mem_backbone.v
|
84 |
|
|
../../../rtl/verilog/openmsp430/omsp_clock_module.v
|
85 |
|
|
../../../rtl/verilog/openmsp430/omsp_dbg.v
|
86 |
|
|
../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v
|
87 |
|
|
../../../rtl/verilog/openmsp430/omsp_dbg_uart.v
|
88 |
|
|
../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v
|
89 |
|
|
../../../rtl/verilog/openmsp430/omsp_watchdog.v
|
90 |
|
|
../../../rtl/verilog/openmsp430/omsp_multiplier.v
|
91 |
|
|
../../../rtl/verilog/openmsp430/omsp_sync_reset.v
|
92 |
|
|
../../../rtl/verilog/openmsp430/omsp_sync_cell.v
|
93 |
|
|
../../../rtl/verilog/openmsp430/omsp_scan_mux.v
|
94 |
|
|
../../../rtl/verilog/openmsp430/omsp_and_gate.v
|
95 |
|
|
../../../rtl/verilog/openmsp430/omsp_wakeup_cell.v
|
96 |
|
|
../../../rtl/verilog/openmsp430/omsp_clock_gate.v
|
97 |
|
|
../../../rtl/verilog/openmsp430/omsp_clock_mux.v
|
98 |
|
|
|
99 |
|
|
../../../rtl/verilog/openmsp430/periph/omsp_timerA.v
|
100 |
|
|
|
101 |
|
|
//=============================================================================
|
102 |
|
|
// openGFX430
|
103 |
|
|
//=============================================================================
|
104 |
|
|
|
105 |
|
|
+incdir+../../../rtl/verilog/opengfx430/
|
106 |
|
|
|
107 |
|
|
../../../rtl/verilog/opengfx430/openGFX430.v
|
108 |
|
|
../../../rtl/verilog/opengfx430/ogfx_reg.v
|
109 |
|
|
../../../rtl/verilog/opengfx430/ogfx_reg_fifo.v
|
110 |
|
|
../../../rtl/verilog/opengfx430/ogfx_reg_vram_if.v
|
111 |
|
|
../../../rtl/verilog/opengfx430/ogfx_reg_vram_addr.v
|
112 |
|
|
../../../rtl/verilog/opengfx430/ogfx_if_lt24.v
|
113 |
|
|
../../../rtl/verilog/opengfx430/ogfx_backend.v
|
114 |
|
|
../../../rtl/verilog/opengfx430/ogfx_backend_frame_fifo.v
|
115 |
|
|
../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v
|
116 |
|
|
../../../rtl/verilog/opengfx430/ogfx_gpu.v
|
117 |
|
|
../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v
|
118 |
|
|
../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v
|
119 |
|
|
../../../rtl/verilog/opengfx430/ogfx_gpu_dma_addr.v
|
120 |
|
|
../../../rtl/verilog/opengfx430/ogfx_ram_arbiter.v
|