OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [altera_de0_nano_soc/] [synthesis/] [altera/] [scripts/] [synthesis.tcl] - Blame information for rev 221

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 221 olivier.gi 
# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
2 
# Your use of Altera Corporation's design tools, logic functions
3 
# and other software and tools, and its AMPP partner logic
4 
# functions, and any output files from any of the foregoing
5 
# (including device programming or simulation files), and any
6 
# associated documentation or information are expressly subject
7 
# to the terms and conditions of the Altera Program License
8 
# Subscription Agreement, the Altera Quartus II License Agreement,
9 
# the Altera MegaCore Function License Agreement, or other
10 
# applicable license agreement, including, without limitation,
11 
# that your use is for the sole purpose of programming logic
12 
# devices manufactured by Altera and sold by Altera or its
13 
# authorized distributors.  Please refer to the applicable
14 
# agreement for further details.
15 
 
16 
# Load Quartus II Tcl Project package
17 
package require ::quartus::project
18 
package require ::quartus::flow
19 
 
20 
# Create project
21 
project_new -revision openMSP430_fpga openMSP430_fpga
22 
 
23 
# Make assignments
24 
set_global_assignment -name FAMILY "Cyclone V"
25 
set_global_assignment -name DEVICE 5CSEMA4U23C6
26 
 
27 
set_global_assignment -name VERILOG_FILE             ../scripts/design_rtl.v
28 
set_global_assignment -name SEARCH_PATH              ../../../rtl/verilog/openmsp430/
29 
set_global_assignment -name SEARCH_PATH              ../../../rtl/verilog/openmsp430/periph/
30 
set_global_assignment -name SEARCH_PATH              ../../../rtl/verilog/opengfx430/
31 
set_global_assignment -name TOP_LEVEL_ENTITY         openMSP430_fpga
32 
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
33 
 
34 
# PERFORMANCE / AREA / BALANCED
35 
set_global_assignment -name OPTIMIZATION_MODE            BALANCED
36 
#set_global_assignment -name OPTIMIZATION_MODE           "HIGH PERFORMANCE EFFORT"
37 
#set_global_assignment -name OPTIMIZATION_MODE           "AGGRESSIVE PERFORMANCE"
38 
set_global_assignment -name OPTIMIZATION_TECHNIQUE       SPEED                        ;# AREA - BALANCED - SPEED
39 
 
40 
set_global_assignment -name ALLOW_REGISTER_MERGING       ON
41 
set_global_assignment -name ALLOW_REGISTER_DUPLICATION   ON
42 
set_global_assignment -name ALLOW_REGISTER_RETIMING      ON
43 
 
44 
set_global_assignment -name REMOVE_REDUNDANT_LOGIC_CELLS OFF
45 
set_global_assignment -name REMOVE_DUPLICATE_REGISTERS   ON
46 
 
47 
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
48 
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
49 
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
50 
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
51 
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
52 
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
53 
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
54 
 
55 
# Clock
56 
set_global_assignment -name SDC_FILE ../scripts/design.sdc
57 
#set_global_assignment -name FMAX_REQUIREMENT "50 MHz" -section_id myclock
58 
#set_instance_assignment -name CLOCK_SETTINGS myclock -to FPGA_CLK1_50
59 
 
60 
# Pin assignments
61 
proc my_pin_assignment {PORT_NAME PIN_NAME IO_STD} {
62 
    set_location_assignment $PIN_NAME                 -to $PORT_NAME
63 
    set_instance_assignment -name IO_STANDARD $IO_STD -to $PORT_NAME
64 
}
65 
my_pin_assignment   FPGA_CLK1_50     PIN_V11    "3.3-V LVTTL"
66 
my_pin_assignment   FPGA_CLK2_50     PIN_Y13    "3.3-V LVTTL"
67 
my_pin_assignment   FPGA_CLK3_50     PIN_E11    "3.3-V LVTTL"
68 
 
69 
my_pin_assignment   FPGA_CLK1_50     PIN_V11    "3.3-V LVTTL"
70 
my_pin_assignment   FPGA_CLK2_50     PIN_Y13    "3.3-V LVTTL"
71 
my_pin_assignment   FPGA_CLK3_50     PIN_E11    "3.3-V LVTTL"
72 
 
73 
my_pin_assignment   KEY[0]            PIN_AH17   "3.3-V LVTTL"
74 
my_pin_assignment   KEY[1]           PIN_AH16   "3.3-V LVTTL"
75 
 
76 
my_pin_assignment   SW[0]             PIN_L10    "3.3-V LVTTL"
77 
my_pin_assignment   SW[1]            PIN_L9     "3.3-V LVTTL"
78 
my_pin_assignment   SW[2]            PIN_H6     "3.3-V LVTTL"
79 
my_pin_assignment   SW[3]            PIN_H5     "3.3-V LVTTL"
80 
 
81 
my_pin_assignment   LED[0]            PIN_W15    "3.3-V LVTTL"
82 
my_pin_assignment   LED[1]           PIN_AA24   "3.3-V LVTTL"
83 
my_pin_assignment   LED[2]           PIN_V16    "3.3-V LVTTL"
84 
my_pin_assignment   LED[3]           PIN_V15    "3.3-V LVTTL"
85 
my_pin_assignment   LED[4]           PIN_AF26   "3.3-V LVTTL"
86 
my_pin_assignment   LED[5]           PIN_AE26   "3.3-V LVTTL"
87 
my_pin_assignment   LED[6]           PIN_Y16    "3.3-V LVTTL"
88 
my_pin_assignment   LED[7]           PIN_AA23   "3.3-V LVTTL"
89 
 
90 
my_pin_assignment   GPIO_0[0]         PIN_V12    "3.3-V LVTTL"
91 
my_pin_assignment   GPIO_0[1]        PIN_AF7    "3.3-V LVTTL"
92 
my_pin_assignment   GPIO_0[2]        PIN_W12    "3.3-V LVTTL"
93 
my_pin_assignment   GPIO_0[3]        PIN_AF8    "3.3-V LVTTL"
94 
my_pin_assignment   GPIO_0[4]        PIN_Y8     "3.3-V LVTTL"
95 
my_pin_assignment   GPIO_0[5]        PIN_AB4    "3.3-V LVTTL"
96 
my_pin_assignment   GPIO_0[6]        PIN_W8     "3.3-V LVTTL"
97 
my_pin_assignment   GPIO_0[7]        PIN_Y4     "3.3-V LVTTL"
98 
my_pin_assignment   GPIO_0[8]        PIN_Y5     "3.3-V LVTTL"
99 
my_pin_assignment   GPIO_0[9]        PIN_U11    "3.3-V LVTTL"
100 
my_pin_assignment   GPIO_0[10]       PIN_T8     "3.3-V LVTTL"
101 
my_pin_assignment   GPIO_0[11]       PIN_T12    "3.3-V LVTTL"
102 
my_pin_assignment   GPIO_0[12]       PIN_AH5    "3.3-V LVTTL"
103 
my_pin_assignment   GPIO_0[13]       PIN_AH6    "3.3-V LVTTL"
104 
my_pin_assignment   GPIO_0[14]       PIN_AH4    "3.3-V LVTTL"
105 
my_pin_assignment   GPIO_0[15]       PIN_AG5    "3.3-V LVTTL"
106 
my_pin_assignment   GPIO_0[16]       PIN_AH3    "3.3-V LVTTL"
107 
my_pin_assignment   GPIO_0[17]       PIN_AH2    "3.3-V LVTTL"
108 
my_pin_assignment   GPIO_0[18]       PIN_AF4    "3.3-V LVTTL"
109 
my_pin_assignment   GPIO_0[19]       PIN_AG6    "3.3-V LVTTL"
110 
my_pin_assignment   GPIO_0[20]       PIN_AF5    "3.3-V LVTTL"
111 
my_pin_assignment   GPIO_0[21]       PIN_AE4    "3.3-V LVTTL"
112 
my_pin_assignment   GPIO_0[22]       PIN_T13    "3.3-V LVTTL"
113 
my_pin_assignment   GPIO_0[23]       PIN_T11    "3.3-V LVTTL"
114 
my_pin_assignment   GPIO_0[24]       PIN_AE7    "3.3-V LVTTL"
115 
my_pin_assignment   GPIO_0[25]       PIN_AF6    "3.3-V LVTTL"
116 
my_pin_assignment   GPIO_0[26]       PIN_AF9    "3.3-V LVTTL"
117 
my_pin_assignment   GPIO_0[27]       PIN_AE8    "3.3-V LVTTL"
118 
my_pin_assignment   GPIO_0[28]       PIN_AD10   "3.3-V LVTTL"
119 
my_pin_assignment   GPIO_0[29]       PIN_AE9    "3.3-V LVTTL"
120 
my_pin_assignment   GPIO_0[30]       PIN_AD11   "3.3-V LVTTL"
121 
my_pin_assignment   GPIO_0[31]       PIN_AF10   "3.3-V LVTTL"
122 
my_pin_assignment   GPIO_0[32]       PIN_AD12   "3.3-V LVTTL"
123 
my_pin_assignment   GPIO_0[33]       PIN_AE11   "3.3-V LVTTL"
124 
my_pin_assignment   GPIO_0[34]       PIN_AF11   "3.3-V LVTTL"
125 
my_pin_assignment   GPIO_0[35]       PIN_AE12   "3.3-V LVTTL"
126 
 
127 
my_pin_assignment   GPIO_1[0]         PIN_Y15    "3.3-V LVTTL"
128 
my_pin_assignment   GPIO_1[1]        PIN_AG28   "3.3-V LVTTL"
129 
my_pin_assignment   GPIO_1[2]        PIN_AA15   "3.3-V LVTTL"
130 
my_pin_assignment   GPIO_1[3]        PIN_AH27   "3.3-V LVTTL"
131 
my_pin_assignment   GPIO_1[4]        PIN_AG26   "3.3-V LVTTL"
132 
my_pin_assignment   GPIO_1[5]        PIN_AH24   "3.3-V LVTTL"
133 
my_pin_assignment   GPIO_1[6]        PIN_AF23   "3.3-V LVTTL"
134 
my_pin_assignment   GPIO_1[7]        PIN_AE22   "3.3-V LVTTL"
135 
my_pin_assignment   GPIO_1[8]        PIN_AF21   "3.3-V LVTTL"
136 
my_pin_assignment   GPIO_1[9]        PIN_AG20   "3.3-V LVTTL"
137 
my_pin_assignment   GPIO_1[10]       PIN_AG19   "3.3-V LVTTL"
138 
my_pin_assignment   GPIO_1[11]       PIN_AF20   "3.3-V LVTTL"
139 
my_pin_assignment   GPIO_1[12]       PIN_AC23   "3.3-V LVTTL"
140 
my_pin_assignment   GPIO_1[13]       PIN_AG18   "3.3-V LVTTL"
141 
my_pin_assignment   GPIO_1[14]       PIN_AH26   "3.3-V LVTTL"
142 
my_pin_assignment   GPIO_1[15]       PIN_AA19   "3.3-V LVTTL"
143 
my_pin_assignment   GPIO_1[16]       PIN_AG24   "3.3-V LVTTL"
144 
my_pin_assignment   GPIO_1[17]       PIN_AF25   "3.3-V LVTTL"
145 
my_pin_assignment   GPIO_1[18]       PIN_AH23   "3.3-V LVTTL"
146 
my_pin_assignment   GPIO_1[19]       PIN_AG23   "3.3-V LVTTL"
147 
my_pin_assignment   GPIO_1[20]       PIN_AE19   "3.3-V LVTTL"
148 
my_pin_assignment   GPIO_1[21]       PIN_AF18   "3.3-V LVTTL"
149 
my_pin_assignment   GPIO_1[22]       PIN_AD19   "3.3-V LVTTL"
150 
my_pin_assignment   GPIO_1[23]       PIN_AE20   "3.3-V LVTTL"
151 
my_pin_assignment   GPIO_1[24]       PIN_AE24   "3.3-V LVTTL"
152 
my_pin_assignment   GPIO_1[25]       PIN_AD20   "3.3-V LVTTL"
153 
my_pin_assignment   GPIO_1[26]       PIN_AF22   "3.3-V LVTTL"
154 
my_pin_assignment   GPIO_1[27]       PIN_AH22   "3.3-V LVTTL"
155 
my_pin_assignment   GPIO_1[28]       PIN_AH19   "3.3-V LVTTL"
156 
my_pin_assignment   GPIO_1[29]       PIN_AH21   "3.3-V LVTTL"
157 
my_pin_assignment   GPIO_1[30]       PIN_AG21   "3.3-V LVTTL"
158 
my_pin_assignment   GPIO_1[31]       PIN_AH18   "3.3-V LVTTL"
159 
my_pin_assignment   GPIO_1[32]       PIN_AD23   "3.3-V LVTTL"
160 
my_pin_assignment   GPIO_1[33]       PIN_AE23   "3.3-V LVTTL"
161 
my_pin_assignment   GPIO_1[34]       PIN_AA18   "3.3-V LVTTL"
162 
my_pin_assignment   GPIO_1[35]       PIN_AC22   "3.3-V LVTTL"
163 
 
164 
my_pin_assignment   ARDUINO_IO[0]    PIN_AG13    "3.3-V LVTTL"
165 
my_pin_assignment   ARDUINO_IO[1]    PIN_AF13   "3.3-V LVTTL"
166 
my_pin_assignment   ARDUINO_IO[2]    PIN_AG10   "3.3-V LVTTL"
167 
my_pin_assignment   ARDUINO_IO[3]    PIN_AG9    "3.3-V LVTTL"
168 
my_pin_assignment   ARDUINO_IO[4]    PIN_U14    "3.3-V LVTTL"
169 
my_pin_assignment   ARDUINO_IO[5]    PIN_U13    "3.3-V LVTTL"
170 
my_pin_assignment   ARDUINO_IO[6]    PIN_AG8    "3.3-V LVTTL"
171 
my_pin_assignment   ARDUINO_IO[7]    PIN_AH8    "3.3-V LVTTL"
172 
my_pin_assignment   ARDUINO_IO[8]    PIN_AF17   "3.3-V LVTTL"
173 
my_pin_assignment   ARDUINO_IO[9]    PIN_AE15   "3.3-V LVTTL"
174 
my_pin_assignment   ARDUINO_IO[10]   PIN_AF15   "3.3-V LVTTL"
175 
my_pin_assignment   ARDUINO_IO[11]   PIN_AG16   "3.3-V LVTTL"
176 
my_pin_assignment   ARDUINO_IO[12]   PIN_AH11   "3.3-V LVTTL"
177 
my_pin_assignment   ARDUINO_IO[13]   PIN_AH12   "3.3-V LVTTL"
178 
my_pin_assignment   ARDUINO_IO[14]   PIN_AH9    "3.3-V LVTTL"
179 
my_pin_assignment   ARDUINO_IO[15]   PIN_AG11   "3.3-V LVTTL"
180 
my_pin_assignment   ARDUINO_RESET_N  PIN_AH7    "3.3-V LVTTL"
181 
 
182 
my_pin_assignment   ADC_CONVST       PIN_U9     "3.3-V LVTTL"
183 
my_pin_assignment   ADC_SCK          PIN_V10    "3.3-V LVTTL"
184 
my_pin_assignment   ADC_SDI          PIN_AC4    "3.3-V LVTTL"
185 
my_pin_assignment   ADC_SDO          PIN_AD4    "3.3-V LVTTL"
186 
 
187 
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to ARDUINO_IO[14]
188 
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to ARDUINO_IO[15]
189 
 
190 
# Commit assignments
191 
export_assignments
192 
 
193 
 
194 
# Run synthesis
195 
execute_flow -compile
196 
 
197 
 
198 
# Close project
199 
#project_close

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.