| 1 |
167 |
olivier.gi |
//----------------------------------------------------------------------------
|
| 2 |
|
|
// Copyright (C) 2001 Authors
|
| 3 |
|
|
//
|
| 4 |
|
|
// This source file may be used and distributed without restriction provided
|
| 5 |
|
|
// that this copyright statement is not removed from the file and that any
|
| 6 |
|
|
// derivative work contains the original copyright notice and the associated
|
| 7 |
|
|
// disclaimer.
|
| 8 |
|
|
//
|
| 9 |
|
|
// This source file is free software; you can redistribute it and/or modify
|
| 10 |
|
|
// it under the terms of the GNU Lesser General Public License as published
|
| 11 |
|
|
// by the Free Software Foundation; either version 2.1 of the License, or
|
| 12 |
|
|
// (at your option) any later version.
|
| 13 |
|
|
//
|
| 14 |
|
|
// This source is distributed in the hope that it will be useful, but WITHOUT
|
| 15 |
|
|
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
| 16 |
|
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public
|
| 17 |
|
|
// License for more details.
|
| 18 |
|
|
//
|
| 19 |
|
|
// You should have received a copy of the GNU Lesser General Public License
|
| 20 |
|
|
// along with this source; if not, write to the Free Software Foundation,
|
| 21 |
|
|
// Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
|
| 22 |
|
|
//
|
| 23 |
|
|
//----------------------------------------------------------------------------
|
| 24 |
|
|
//
|
| 25 |
|
|
// *File Name: ram.v
|
| 26 |
|
|
//
|
| 27 |
|
|
// *Module Description:
|
| 28 |
|
|
// Scalable RAM model
|
| 29 |
|
|
//
|
| 30 |
|
|
// *Author(s):
|
| 31 |
|
|
// - Olivier Girard, olgirard@gmail.com
|
| 32 |
|
|
//
|
| 33 |
|
|
//----------------------------------------------------------------------------
|
| 34 |
|
|
// $Rev: 103 $
|
| 35 |
|
|
// $LastChangedBy: olivier.girard $
|
| 36 |
|
|
// $LastChangedDate: 2011-03-05 15:44:48 +0100 (Sat, 05 Mar 2011) $
|
| 37 |
|
|
//----------------------------------------------------------------------------
|
| 38 |
|
|
|
| 39 |
|
|
module ram_16x8k_dp (
|
| 40 |
|
|
clka,
|
| 41 |
|
|
ena,
|
| 42 |
|
|
wea,
|
| 43 |
|
|
addra,
|
| 44 |
|
|
dina,
|
| 45 |
|
|
douta,
|
| 46 |
|
|
clkb,
|
| 47 |
|
|
enb,
|
| 48 |
|
|
web,
|
| 49 |
|
|
addrb,
|
| 50 |
|
|
dinb,
|
| 51 |
|
|
doutb
|
| 52 |
|
|
);
|
| 53 |
|
|
|
| 54 |
|
|
input clka;
|
| 55 |
|
|
input ena;
|
| 56 |
|
|
input [1 : 0] wea;
|
| 57 |
|
|
input [12 : 0] addra;
|
| 58 |
|
|
input [15 : 0] dina;
|
| 59 |
|
|
output [15 : 0] douta;
|
| 60 |
|
|
input clkb;
|
| 61 |
|
|
input enb;
|
| 62 |
|
|
input [1 : 0] web;
|
| 63 |
|
|
input [12 : 0] addrb;
|
| 64 |
|
|
input [15 : 0] dinb;
|
| 65 |
|
|
output [15 : 0] doutb;
|
| 66 |
|
|
|
| 67 |
|
|
|
| 68 |
|
|
//============
|
| 69 |
|
|
// RAM
|
| 70 |
|
|
//============
|
| 71 |
|
|
|
| 72 |
|
|
ram_dp #(.ADDR_MSB(12), .MEM_SIZE(16384)) ram_dp_inst (
|
| 73 |
|
|
|
| 74 |
|
|
// OUTPUTs
|
| 75 |
|
|
.ram_douta ( douta), // RAM data output (Port A)
|
| 76 |
|
|
.ram_doutb ( doutb), // RAM data output (Port B)
|
| 77 |
|
|
|
| 78 |
|
|
// INPUTs
|
| 79 |
|
|
.ram_addra ( addra), // RAM address (Port A)
|
| 80 |
|
|
.ram_cena (~ena), // RAM chip enable (low active) (Port A)
|
| 81 |
|
|
.ram_clka ( clka), // RAM clock (Port A)
|
| 82 |
|
|
.ram_dina ( dina), // RAM data input (Port A)
|
| 83 |
|
|
.ram_wena (~wea), // RAM write enable (low active) (Port A)
|
| 84 |
|
|
.ram_addrb ( addrb), // RAM address (Port B)
|
| 85 |
|
|
.ram_cenb (~enb), // RAM chip enable (low active) (Port B)
|
| 86 |
|
|
.ram_clkb ( clkb), // RAM clock (Port B)
|
| 87 |
|
|
.ram_dinb ( dinb), // RAM data input (Port B)
|
| 88 |
|
|
.ram_wenb (~web) // RAM write enable (low active) (Port B)
|
| 89 |
|
|
);
|
| 90 |
|
|
|
| 91 |
|
|
|
| 92 |
|
|
endmodule // ram_16x8k_dp
|
| 93 |
|
|
|
