OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_avnet_lx9microbard/] [bench/] [verilog/] [registers_omsp1.v] - Blame information for rev 167

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 167 olivier.gi 
//----------------------------------------------------------------------------
2 
// Copyright (C) 2001 Authors
3 
//
4 
// This source file may be used and distributed without restriction provided
5 
// that this copyright statement is not removed from the file and that any
6 
// derivative work contains the original copyright notice and the associated
7 
// disclaimer.
8 
//
9 
// This source file is free software; you can redistribute it and/or modify
10 
// it under the terms of the GNU Lesser General Public License as published
11 
// by the Free Software Foundation; either version 2.1 of the License, or
12 
// (at your option) any later version.
13 
//
14 
// This source is distributed in the hope that it will be useful, but WITHOUT
15 
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
16 
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public
17 
// License for more details.
18 
//
19 
// You should have received a copy of the GNU Lesser General Public License
20 
// along with this source; if not, write to the Free Software Foundation,
21 
// Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
22 
//
23 
//----------------------------------------------------------------------------
24 
//
25 
// *File Name: registers.v
26 
//
27 
// *Module Description:
28 
//                      Direct connections to internal registers & memory.
29 
//
30 
//
31 
// *Author(s):
32 
//              - Olivier Girard,    olgirard@gmail.com
33 
//
34 
//----------------------------------------------------------------------------
35 
// $Rev: 143 $
36 
// $LastChangedBy: olivier.girard $
37 
// $LastChangedDate: 2012-05-09 22:20:03 +0200 (Wed, 09 May 2012) $
38 
//----------------------------------------------------------------------------
39 
 
40 
// CPU registers
41 
//======================
42 
 
43 
wire       [15:0] omsp1_r0    = dut.omsp_system_1_inst.openMSP430_0.execution_unit_0.register_file_0.r0;
44 
wire       [15:0] omsp1_r1    = dut.omsp_system_1_inst.openMSP430_0.execution_unit_0.register_file_0.r1;
45 
wire       [15:0] omsp1_r2    = dut.omsp_system_1_inst.openMSP430_0.execution_unit_0.register_file_0.r2;
46 
wire       [15:0] omsp1_r3    = dut.omsp_system_1_inst.openMSP430_0.execution_unit_0.register_file_0.r3;
47 
wire       [15:0] omsp1_r4    = dut.omsp_system_1_inst.openMSP430_0.execution_unit_0.register_file_0.r4;
48 
wire       [15:0] omsp1_r5    = dut.omsp_system_1_inst.openMSP430_0.execution_unit_0.register_file_0.r5;
49 
wire       [15:0] omsp1_r6    = dut.omsp_system_1_inst.openMSP430_0.execution_unit_0.register_file_0.r6;
50 
wire       [15:0] omsp1_r7    = dut.omsp_system_1_inst.openMSP430_0.execution_unit_0.register_file_0.r7;
51 
wire       [15:0] omsp1_r8    = dut.omsp_system_1_inst.openMSP430_0.execution_unit_0.register_file_0.r8;
52 
wire       [15:0] omsp1_r9    = dut.omsp_system_1_inst.openMSP430_0.execution_unit_0.register_file_0.r9;
53 
wire       [15:0] omsp1_r10   = dut.omsp_system_1_inst.openMSP430_0.execution_unit_0.register_file_0.r10;
54 
wire       [15:0] omsp1_r11   = dut.omsp_system_1_inst.openMSP430_0.execution_unit_0.register_file_0.r11;
55 
wire       [15:0] omsp1_r12   = dut.omsp_system_1_inst.openMSP430_0.execution_unit_0.register_file_0.r12;
56 
wire       [15:0] omsp1_r13   = dut.omsp_system_1_inst.openMSP430_0.execution_unit_0.register_file_0.r13;
57 
wire       [15:0] omsp1_r14   = dut.omsp_system_1_inst.openMSP430_0.execution_unit_0.register_file_0.r14;
58 
wire       [15:0] omsp1_r15   = dut.omsp_system_1_inst.openMSP430_0.execution_unit_0.register_file_0.r15;
59 
 
60 
 
61 
// Data Memory cells
62 
//======================
63 
 
64 
wire       [15:0] omsp1_mem200 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[0];
65 
wire       [15:0] omsp1_mem202 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[1];
66 
wire       [15:0] omsp1_mem204 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[2];
67 
wire       [15:0] omsp1_mem206 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[3];
68 
wire       [15:0] omsp1_mem208 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[4];
69 
wire       [15:0] omsp1_mem20A = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[5];
70 
wire       [15:0] omsp1_mem20C = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[6];
71 
wire       [15:0] omsp1_mem20E = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[7];
72 
wire       [15:0] omsp1_mem210 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[8];
73 
wire       [15:0] omsp1_mem212 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[9];
74 
wire       [15:0] omsp1_mem214 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[10];
75 
wire       [15:0] omsp1_mem216 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[11];
76 
wire       [15:0] omsp1_mem218 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[12];
77 
wire       [15:0] omsp1_mem21A = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[13];
78 
wire       [15:0] omsp1_mem21C = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[14];
79 
wire       [15:0] omsp1_mem21E = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[15];
80 
wire       [15:0] omsp1_mem220 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[16];
81 
wire       [15:0] omsp1_mem222 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[17];
82 
wire       [15:0] omsp1_mem224 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[18];
83 
wire       [15:0] omsp1_mem226 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[19];
84 
wire       [15:0] omsp1_mem228 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[20];
85 
wire       [15:0] omsp1_mem22A = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[21];
86 
wire       [15:0] omsp1_mem22C = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[22];
87 
wire       [15:0] omsp1_mem22E = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[23];
88 
wire       [15:0] omsp1_mem230 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[24];
89 
wire       [15:0] omsp1_mem232 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[25];
90 
wire       [15:0] omsp1_mem234 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[26];
91 
wire       [15:0] omsp1_mem236 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[27];
92 
wire       [15:0] omsp1_mem238 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[28];
93 
wire       [15:0] omsp1_mem23A = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[29];
94 
wire       [15:0] omsp1_mem23C = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[30];
95 
wire       [15:0] omsp1_mem23E = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[31];
96 
wire       [15:0] omsp1_mem240 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[32];
97 
wire       [15:0] omsp1_mem242 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[33];
98 
wire       [15:0] omsp1_mem244 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[34];
99 
wire       [15:0] omsp1_mem246 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[35];
100 
wire       [15:0] omsp1_mem248 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[36];
101 
wire       [15:0] omsp1_mem24A = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[37];
102 
wire       [15:0] omsp1_mem24C = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[38];
103 
wire       [15:0] omsp1_mem24E = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[39];
104 
wire       [15:0] omsp1_mem250 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[40];
105 
wire       [15:0] omsp1_mem252 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[41];
106 
wire       [15:0] omsp1_mem254 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[42];
107 
wire       [15:0] omsp1_mem256 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[43];
108 
wire       [15:0] omsp1_mem258 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[44];
109 
wire       [15:0] omsp1_mem25A = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[45];
110 
wire       [15:0] omsp1_mem25C = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[46];
111 
wire       [15:0] omsp1_mem25E = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[47];
112 
wire       [15:0] omsp1_mem260 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[48];
113 
wire       [15:0] omsp1_mem262 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[49];
114 
wire       [15:0] omsp1_mem264 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[50];
115 
wire       [15:0] omsp1_mem266 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[51];
116 
wire       [15:0] omsp1_mem268 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[52];
117 
wire       [15:0] omsp1_mem26A = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[53];
118 
wire       [15:0] omsp1_mem26C = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[54];
119 
wire       [15:0] omsp1_mem26E = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[55];
120 
wire       [15:0] omsp1_mem270 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[56];
121 
wire       [15:0] omsp1_mem272 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[57];
122 
wire       [15:0] omsp1_mem274 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[58];
123 
wire       [15:0] omsp1_mem276 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[59];
124 
wire       [15:0] omsp1_mem278 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[60];
125 
wire       [15:0] omsp1_mem27A = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[61];
126 
wire       [15:0] omsp1_mem27C = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[62];
127 
wire       [15:0] omsp1_mem27E = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[63];
128 
wire       [15:0] omsp1_mem280 = dut.ram_16x1k_sp_dmem_omsp1.ram_sp_inst.mem[64];
129 
 
130 
 
131 
// Program Memory cells
132 
//======================
133 
 
134 
// Interrupt detection
135 
wire              omsp1_nmi_detect  = dut.omsp_system_1_inst.openMSP430_0.frontend_0.nmi_pnd;
136 
wire              omsp1_irq_detect  = dut.omsp_system_1_inst.openMSP430_0.frontend_0.irq_detect;
137 
 
138 
// Debug interface
139 
wire              omsp1_dbg_en      = dut.omsp_system_1_inst.openMSP430_0.dbg_en;
140 
wire              omsp1_dbg_clk     = dut.omsp_system_1_inst.openMSP430_0.clock_module_0.dbg_clk;
141 
wire              omsp1_dbg_rst     = dut.omsp_system_1_inst.openMSP430_0.clock_module_0.dbg_rst;
142 
 
143 
 
144 
// CPU internals
145 
//======================
146 
 
147 
wire omsp1_mclk     = dut.omsp_system_1_inst.openMSP430_0.mclk;
148 
wire omsp1_puc_rst  = dut.omsp_system_1_inst.openMSP430_0.puc_rst;

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.