OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_avnet_lx9microbard/] [doc/] [Avt_S6LX9_MicroBoard_UCF_110804.ucf] - Blame information for rev 222

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 157 olivier.gi
# ----------------------------------------------------------------------------
2
#     _____
3
#    /     \
4
#   /____   \____
5
#  / \===\   \==/
6
# /___\===\___\/  AVNET Design Resource Center
7
#      \======/         www.em.avnet.com/s6microboard
8
#       \====/
9
# ----------------------------------------------------------------------------
10
#
11
#  Created With Avnet UCF Generator V0.3.0
12
#     Date: Friday, November 12, 2010
13
#     Time: 4:11:53 PM
14
#
15
#  Updates
16
#     4 Jan 2011 -- added DIPs; changed IOSTANDARD for LEDs and LPDDR
17
#        11 Jan 2011 -- Changed IOSTANDARD for DIPs to LVCMOS33.
18
#                                   Replaced '#' on the end of net names with '_n'
19
#    14 Jan 2011 -- Added I2C for CDCE913 clock chip
20
#                   Added formatting and section breaks
21
#    27 Jan 2011 -- Updated URL for PMODs
22
#    04 Aug 2011 -- Renaming USER_RESET_N to USER_RESET since it is not low-enabled;
23
#                   Added extra comment on Ethernet PHY RXD pull-ups
24
#                   Removed extraneous quote mark in I2C port syntax
25
#
26
#  This design is the property of Avnet.  Publication of this
27
#  design is not authorized without written consent from Avnet.
28
#
29
#  Please direct any questions to:
30
#     Avnet Technical Forums
31
#     http://community.em.avnet.com/t5/Spartan-6-LX9-MicroBoard/bd-p/Spartan-6LX9MicroBoard
32
#
33
#     Avnet Centralized Technical Support
34
#     Centralized-Support@avnet.com
35
#     1-800-422-9023
36
#
37
#  Disclaimer:
38
#     Avnet, Inc. makes no warranty for the use of this code or design.
39
#     This code is provided  "As Is". Avnet, Inc assumes no responsibility for
40
#     any errors, which may appear in this code, nor does it make a commitment
41
#     to update the information contained herein. Avnet, Inc specifically
42
#     disclaims any implied warranties of fitness for a particular purpose.
43
#                      Copyright(c) 2011 Avnet, Inc.
44
#                              All rights reserved.
45
#
46
# ----------------------------------------------------------------------------
47
 
48
############################################################################
49
# VCC AUX VOLTAGE
50
############################################################################
51
CONFIG VCCAUX=3.3;
52
 
53
############################################################################
54
# User Reset Push Button
55
#   Ignore the timing for this signal
56
#   Internal pull-down required since external resistor is not populated
57
############################################################################
58
NET USER_RESET      LOC = V4  | IOSTANDARD = LVCMOS33 | PULLDOWN;    # "USER_RESET"
59
NET USER_RESET      TIG;
60
 
61
############################################################################
62
# Micron N25Q128 SPI Flash
63
#   This is a Multi-I/O Flash.  Several pins have dual purposes
64
#   depending on the mode.
65
############################################################################
66
NET SPI_SCK           LOC = R15 | IOSTANDARD = LVCMOS33;               # "CCLK"
67
NET SPI_CS_n          LOC = V3  | IOSTANDARD = LVCMOS33;               # "SPI_CS#"
68
NET SPI_MOSI_MISO0    LOC = T13 | IOSTANDARD = LVCMOS33;               # "MOSI_MISO0"
69
NET SPI_MISO_MISO1    LOC = R13 | IOSTANDARD = LVCMOS33;               # "D0_DIN_MISO_MISO1"
70
NET SPI_Wn_MISO2      LOC = T14 | IOSTANDARD = LVCMOS33;               # "D1_MISO2"
71
NET SPI_HOLDn_MISO3   LOC = V14 | IOSTANDARD = LVCMOS33;               # "D2_MISO3"
72
 
73
############################################################################
74
# Texas Instruments CDCE913 Triple-Output PLL Clock Chip
75
#   Y1: 40 MHz, USER_CLOCK can be used as external configuration clock
76
#   Y2: 66.667 MHz
77
#   Y3: 100 MHz
78
############################################################################
79
NET USER_CLOCK        LOC = V10 | IOSTANDARD = LVCMOS33;               # "USER_CLOCK"
80
NET CLOCK_Y2          LOC = K15 | IOSTANDARD = LVCMOS33;               # "CLOCK_Y2"
81
NET CLOCK_Y3          LOC = C10 | IOSTANDARD = LVCMOS33;               # "CLOCK_Y3"
82
 
83
NET USER_CLOCK TNM_NET = USER_CLOCK;
84
TIMESPEC TS_USER_CLOCK = PERIOD USER_CLOCK 40000 kHz;
85
NET CLOCK_Y2 TNM_NET = CLOCK_Y2;
86
TIMESPEC TS_CLOCK_Y2 = PERIOD CLOCK_Y2 66666.7 kHz;
87
NET CLOCK_Y3 TNM_NET = CLOCK_Y3;
88
TIMESPEC TS_CLOCK_Y3 = PERIOD CLOCK_Y3 100000 kHz;
89
 
90
############################################################################
91
# The following oscillator is not populated in production but the footprint
92
# is compatible with the Maxim DS1088LU
93
############################################################################
94
NET BACKUP_CLK        LOC = R8  | IOSTANDARD = LVCMOS33;               # "MAIN_CLK"
95
 
96
############################################################################
97
# User DIP Switch x4
98
#   Internal pull-down required since external resistor is not populated
99
############################################################################
100
NET GPIO_DIP1         LOC = B3  | IOSTANDARD = LVCMOS33 | PULLDOWN;    # "GPIO_DIP1"
101
NET GPIO_DIP2         LOC = A3  | IOSTANDARD = LVCMOS33 | PULLDOWN;    # "GPIO_DIP2"
102
NET GPIO_DIP3         LOC = B4  | IOSTANDARD = LVCMOS33 | PULLDOWN;    # "GPIO_DIP3"
103
NET GPIO_DIP4         LOC = A4  | IOSTANDARD = LVCMOS33 | PULLDOWN;    # "GPIO_DIP4"
104
 
105
############################################################################
106
# User LEDs
107
############################################################################
108
NET GPIO_LED1         LOC = P4  | IOSTANDARD = LVCMOS18;               # "GPIO_LED1"
109
NET GPIO_LED2         LOC = L6  | IOSTANDARD = LVCMOS18;               # "GPIO_LED2"
110
NET GPIO_LED3         LOC = F5  | IOSTANDARD = LVCMOS18;               # "GPIO_LED3"
111
NET GPIO_LED4         LOC = C2  | IOSTANDARD = LVCMOS18;               # "GPIO_LED4"
112
 
113
############################################################################
114
# Silicon Labs CP2102 USB-to-UART Bridge Chip
115
############################################################################
116
NET USB_RS232_RXD     LOC = R7  | IOSTANDARD = LVCMOS33;               # "USB_RS232_RXD"
117
NET USB_RS232_TXD     LOC = T7  | IOSTANDARD = LVCMOS33;               # "USB_RS232_TXD"
118
 
119
############################################################################
120
# Texas Instruments CDCE913 programming port
121
#   Internal pull-ups required since external resistors are not populated
122
############################################################################
123
NET SCL               LOC=P12   | IOSTANDARD = LVCMOS33 | PULLUP;    # "SCL"
124
NET SDA               LOC=U13   | IOSTANDARD = LVCMOS33 | PULLUP;    # "SDA"
125
 
126
############################################################################
127
# Micron MT46H32M16LFBF-5 LPDDR
128
############################################################################
129
CONFIG MCB_PERFORMANCE= STANDARD;
130
# Addresses
131
NET LPDDR_A0          LOC = J7  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A0"
132
NET LPDDR_A1          LOC = J6  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A1"
133
NET LPDDR_A2          LOC = H5  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A2"
134
NET LPDDR_A3          LOC = L7  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A3"
135
NET LPDDR_A4          LOC = F3  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A4"
136
NET LPDDR_A5          LOC = H4  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A5"
137
NET LPDDR_A6          LOC = H3  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A6"
138
NET LPDDR_A7          LOC = H6  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A7"
139
NET LPDDR_A8          LOC = D2  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A8"
140
NET LPDDR_A9          LOC = D1  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A9"
141
NET LPDDR_A10         LOC = F4  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A10"
142
NET LPDDR_A11         LOC = D3  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A11"
143
NET LPDDR_A12         LOC = G6  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A12"
144
NET LPDDR_BA0         LOC = F2  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_BA0"
145
NET LPDDR_BA1         LOC = F1  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_BA1"
146
# Data
147
NET LPDDR_DQ0         LOC = L2  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ0"
148
NET LPDDR_DQ1         LOC = L1  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ1"
149
NET LPDDR_DQ2         LOC = K2  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ2"
150
NET LPDDR_DQ3         LOC = K1  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ3"
151
NET LPDDR_DQ4         LOC = H2  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ4"
152
NET LPDDR_DQ5         LOC = H1  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ5"
153
NET LPDDR_DQ6         LOC = J3  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ6"
154
NET LPDDR_DQ7         LOC = J1  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ7"
155
NET LPDDR_DQ8         LOC = M3  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ8"
156
NET LPDDR_DQ9         LOC = M1  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ9"
157
NET LPDDR_DQ10        LOC = N2  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ10"
158
NET LPDDR_DQ11        LOC = N1  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ11"
159
NET LPDDR_DQ12        LOC = T2  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ12"
160
NET LPDDR_DQ13        LOC = T1  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ13"
161
NET LPDDR_DQ14        LOC = U2  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ14"
162
NET LPDDR_DQ15        LOC = U1  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ15"
163
NET LPDDR_LDM         LOC = K3  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_LDM"
164
NET LPDDR_UDM         LOC = K4  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_UDM"
165
NET LPDDR_LDQS        LOC = L4  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_LDQS"
166
NET LPDDR_UDQS        LOC = P2  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_UDQS"
167
# Clock
168
NET LPDDR_CK_N        LOC = G1  | IOSTANDARD = DIFF_MOBILE_DDR;        # "LPDDR_CK_N"
169
NET LPDDR_CK_P        LOC = G3  | IOSTANDARD = DIFF_MOBILE_DDR;        # "LPDDR_CK_P"
170
NET LPDDR_CKE         LOC = H7  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_CKE"
171
# Control
172
NET LPDDR_CAS_n       LOC = K5  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_CAS#"
173
NET LPDDR_RAS_n       LOC = L5  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_RAS#"
174
NET LPDDR_WE_n        LOC = E3  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_WE#"
175
NET LPDDR_RZQ         LOC = N4  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_RZQ"
176
############################################################################
177
# All the IO resources in an IO tile which contains DQSP/UDQSP are used
178
# irrespective of a single-ended or differential DQS design. Any signal that
179
# is connected to the free pin of the same IO tile in a single-ended design
180
# will be unrouted. Hence, the IOB cannot used as general pupose IO.
181
############################################################################
182
CONFIG PROHIBIT = P1,L3;
183
 
184
############################################################################
185
# National Semiconductor DP83848J 10/100 Ethernet PHY
186
#   Pull-ups on RXD are necessary to set the PHY AD to 11110b.
187
#   Must keep the PHY from defaulting to PHY AD = 00000b
188
#   because this is Isolate Mode
189
############################################################################
190
NET ETH_COL           LOC = M18 | IOSTANDARD = LVCMOS33 | PULLDOWN;    # "ETH_COL"
191
NET ETH_CRS           LOC = N17 | IOSTANDARD = LVCMOS33 | PULLDOWN;    # "ETH_CRS"
192
NET ETH_MDC           LOC = M16 | IOSTANDARD = LVCMOS33;               # "ETH_MDC"
193
NET ETH_MDIO          LOC = L18 | IOSTANDARD = LVCMOS33;               # "ETH_MDIO"
194
NET ETH_RESET_n       LOC = T18 | IOSTANDARD = LVCMOS33 | TIG;         # "ETH_RESET#"
195
NET ETH_RX_CLK        LOC = L15 | IOSTANDARD = LVCMOS33;               # "ETH_RX_CLK"
196
NET ETH_RX_D0         LOC = T17 | IOSTANDARD = LVCMOS33 | PULLUP;      # "ETH_RX_D0"
197
NET ETH_RX_D1         LOC = N16 | IOSTANDARD = LVCMOS33 | PULLUP;      # "ETH_RX_D1"
198
NET ETH_RX_D2         LOC = N15 | IOSTANDARD = LVCMOS33 | PULLUP;      # "ETH_RX_D2"
199
NET ETH_RX_D3         LOC = P18 | IOSTANDARD = LVCMOS33 | PULLUP;      # "ETH_RX_D3"
200
NET ETH_RX_DV         LOC = P17 | IOSTANDARD = LVCMOS33;               # "ETH_RX_DV"
201
NET ETH_RX_ER         LOC = N18 | IOSTANDARD = LVCMOS33;               # "ETH_RX_ER"
202
NET ETH_TX_CLK        LOC = H17 | IOSTANDARD = LVCMOS33;               # "ETH_TX_CLK"
203
NET ETH_TX_D0         LOC = K18 | IOSTANDARD = LVCMOS33;               # "ETH_TX_D0"
204
NET ETH_TX_D1         LOC = K17 | IOSTANDARD = LVCMOS33;               # "ETH_TX_D1"
205
NET ETH_TX_D2         LOC = J18 | IOSTANDARD = LVCMOS33;               # "ETH_TX_D2"
206
NET ETH_TX_D3         LOC = J16 | IOSTANDARD = LVCMOS33;               # "ETH_TX_D3"
207
NET ETH_TX_EN         LOC = L17 | IOSTANDARD = LVCMOS33;               # "ETH_TX_EN"
208
 
209
############################################################################
210
# Peripheral Modules and GPIO
211
#   Peripheral Modules (PMODs) were invented by Digilent Inc. as small,
212
#   inexpensive add-on boards for FPGA development boards. With costs
213
#   starting as low as $10, PMODs allow you to add a number of capabilities
214
#   to your board, including A/D, D/A, Wireless Radio, SD Card, 2x16
215
#   Character LCD and a variety of LEDs, switches, and headers. See the
216
#   complete library of Digilent PMODs at
217
#     https://www.digilentinc.com/PMODs
218
############################################################################
219
# Connector J5
220
NET PMOD1_P1          LOC = F15 | IOSTANDARD = LVCMOS33;               # "PMOD1_P1"
221
NET PMOD1_P2          LOC = F16 | IOSTANDARD = LVCMOS33;               # "PMOD1_P2"
222
NET PMOD1_P3          LOC = C17 | IOSTANDARD = LVCMOS33;               # "PMOD1_P3"
223
NET PMOD1_P4          LOC = C18 | IOSTANDARD = LVCMOS33;               # "PMOD1_P4"
224
NET PMOD1_P7          LOC = F14 | IOSTANDARD = LVCMOS33;               # "PMOD1_P7"
225
NET PMOD1_P8          LOC = G14 | IOSTANDARD = LVCMOS33;               # "PMOD1_P8"
226
NET PMOD1_P9          LOC = D17 | IOSTANDARD = LVCMOS33;               # "PMOD1_P9"
227
NET PMOD1_P10         LOC = D18 | IOSTANDARD = LVCMOS33;               # "PMOD1_P10"
228
 
229
# Connector J4
230
NET PMOD2_P1          LOC = H12 | IOSTANDARD = LVCMOS33;               # "PMOD2_P1"
231
NET PMOD2_P2          LOC = G13 | IOSTANDARD = LVCMOS33;               # "PMOD2_P2"
232
NET PMOD2_P3          LOC = E16 | IOSTANDARD = LVCMOS33;               # "PMOD2_P3"
233
NET PMOD2_P4          LOC = E18 | IOSTANDARD = LVCMOS33;               # "PMOD2_P4"
234
NET PMOD2_P7          LOC = K12 | IOSTANDARD = LVCMOS33;               # "PMOD2_P7"
235
NET PMOD2_P8          LOC = K13 | IOSTANDARD = LVCMOS33;               # "PMOD2_P8"
236
NET PMOD2_P9          LOC = F17 | IOSTANDARD = LVCMOS33;               # "PMOD2_P9"
237
NET PMOD2_P10         LOC = F18 | IOSTANDARD = LVCMOS33;               # "PMOD2_P10"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.