OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_avnet_lx9microbard/] [rtl/] [verilog/] [coregen/] [coregen.cgc] - Blame information for rev 213

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 157 olivier.gi
2
3 
   xilinx.com
4 167 olivier.gi 
   project
5 157 olivier.gi 
   coregen
6 
   1.0
7
8
9 167 olivier.gi 
         ram_16x1k_dp
10 157 olivier.gi
11
12 167 olivier.gi 
            ram_16x1k_dp
13 157 olivier.gi 
            Native
14 
            AXI4_Full
15 
            Memory_Slave
16 
            false
17 
            4
18 167 olivier.gi 
            True_Dual_Port_RAM
19 157 olivier.gi 
            false
20 
            No_ECC
21 
            false
22 
            false
23 
            false
24 
            Single_Bit_Error_Injection
25 
            true
26 
            8
27 
            Minimum_Area
28 
            8kx2
29 167 olivier.gi 
            true
30 157 olivier.gi 
            16
31 167 olivier.gi 
            1024
32 157 olivier.gi 
            16
33 
            WRITE_FIRST
34 
            Use_ENA_Pin
35 
            16
36 
            16
37 
            WRITE_FIRST
38 167 olivier.gi 
            Use_ENB_Pin
39 157 olivier.gi 
            false
40 
            false
41 
            false
42 
            false
43 
            false
44 
            false
45 
            false
46 
            false
47 
            0
48 
            false
49 
            no_coe_file_loaded
50 
            false
51 
            0
52 
            false
53 
            false
54 
            CE
55 
            0
56 
            false
57 
            false
58 
            CE
59 
            0
60 
            SYNC
61 
            false
62 
            100
63 
            50
64 
            100
65 
            50
66 
            100
67 
            100
68 
            ALL
69 
            false
70 
            false
71
72
73 167 olivier.gi
74 157 olivier.gi
75 
                  coregen
76 
                  ./
77 
                  ./tmp/
78 
                  ./tmp/_cg/
79
80
81 
                  xc6slx9
82 
                  spartan6
83 
                  csg324
84 
                  -2
85
86
87 
                  BusFormatAngleBracketNotRipped
88 
                  Verilog
89 
                  true
90 
                  Foundation_ISE
91 
                  false
92 
                  false
93 
                  false
94 
                  Ngc
95 
                  false
96
97
98 
                  Behavioral
99 
                  Verilog
100 
                  false
101
102
103 
                  2012-06-25+21:54
104
105
106
107
108
109 167 olivier.gi 
         ram_16x1k_sp
110 157 olivier.gi
111
112 167 olivier.gi 
            ram_16x1k_sp
113 157 olivier.gi 
            Native
114 
            AXI4_Full
115 
            Memory_Slave
116 
            false
117 
            4
118 
            Single_Port_RAM
119 
            false
120 
            No_ECC
121 
            false
122 
            false
123 
            false
124 
            Single_Bit_Error_Injection
125 
            true
126 
            8
127 
            Minimum_Area
128 
            8kx2
129 
            false
130 
            16
131 167 olivier.gi 
            1024
132 157 olivier.gi 
            16
133 
            WRITE_FIRST
134 
            Use_ENA_Pin
135 
            16
136 
            16
137 
            WRITE_FIRST
138 
            Always_Enabled
139 
            false
140 
            false
141 
            false
142 
            false
143 
            false
144 
            false
145 
            false
146 
            false
147 
            0
148 
            false
149 
            no_coe_file_loaded
150 
            false
151 
            0
152 
            false
153 
            false
154 
            CE
155 
            0
156 
            false
157 
            false
158 
            CE
159 
            0
160 
            SYNC
161 
            false
162 
            100
163 
            50
164 167 olivier.gi 
            0
165 
            0
166 
            100
167 
            0
168 
            ALL
169 
            false
170 
            false
171
172
173
174
175 
                  coregen
176 
                  ./
177 
                  ./tmp/
178 
                  ./tmp/_cg/
179
180
181 
                  xc6slx9
182 
                  spartan6
183 
                  csg324
184 
                  -2
185
186
187 
                  BusFormatAngleBracketNotRipped
188 
                  Verilog
189 
                  true
190 
                  Foundation_ISE
191 
                  false
192 
                  false
193 
                  false
194 
                  Ngc
195 
                  false
196
197
198 
                  Behavioral
199 
                  Verilog
200 
                  false
201
202
203 
                  2012-06-25+21:54
204
205
206
207
208
209 
         ram_16x8k_dp
210
211
212 
            ram_16x8k_dp
213 
            Native
214 
            AXI4_Full
215 
            Memory_Slave
216 
            false
217 
            4
218 
            True_Dual_Port_RAM
219 
            false
220 
            No_ECC
221 
            false
222 
            false
223 
            false
224 
            Single_Bit_Error_Injection
225 
            true
226 
            8
227 
            Minimum_Area
228 
            8kx2
229 
            true
230 
            16
231 
            8192
232 
            16
233 
            WRITE_FIRST
234 
            Use_ENA_Pin
235 
            16
236 
            16
237 
            WRITE_FIRST
238 
            Use_ENB_Pin
239 
            false
240 
            false
241 
            false
242 
            false
243 
            false
244 
            false
245 
            false
246 
            false
247 
            0
248 
            false
249 
            no_coe_file_loaded
250 
            false
251 
            0
252 
            false
253 
            false
254 
            CE
255 
            0
256 
            false
257 
            false
258 
            CE
259 
            0
260 
            SYNC
261 
            false
262 
            100
263 
            50
264 157 olivier.gi 
            100
265 
            50
266 
            100
267 
            100
268 
            ALL
269 
            false
270 
            false
271 
            spartan6
272 
            spartan6
273 167 olivier.gi 
            /home/pitchu/Projects/verilog/openMSP430/fpga/xilinx_avnet_lx9microbard/rtl/verilog/coregen/tmp/_cg/
274 157 olivier.gi 
            0
275 
            1
276 
            0
277 
            0
278 
            4
279 167 olivier.gi 
            2
280 157 olivier.gi 
            8
281 
            1
282 
            1
283 
            0
284 
            no_coe_file_loaded
285 
            0
286 
            0
287 
            SYNC
288 
            0
289 
            CE
290 
            0
291 
            0
292 
            1
293 
            0
294 
            1
295 
            2
296 
            WRITE_FIRST
297 
            16
298 
            16
299 167 olivier.gi 
            8192
300 
            8192
301 
            13
302 157 olivier.gi 
            0
303 
            CE
304 
            0
305 
            0
306 167 olivier.gi 
            1
307 157 olivier.gi 
            0
308 
            1
309 
            2
310 
            WRITE_FIRST
311 
            16
312 
            16
313 167 olivier.gi 
            8192
314 
            8192
315 
            13
316 157 olivier.gi 
            0
317 
            0
318 
            0
319 
            0
320 
            0
321 
            0
322 
            0
323 
            0
324 
            0
325 
            0
326 
            ALL
327 167 olivier.gi 
            1
328 157 olivier.gi 
            0
329 
            0
330 
            0
331
332
333 167 olivier.gi
334 157 olivier.gi
335 
                  coregen
336 
                  ./
337 
                  ./tmp/
338 
                  ./tmp/_cg/
339
340
341 
                  xc6slx9
342 
                  spartan6
343 
                  csg324
344 
                  -2
345
346
347 
                  BusFormatAngleBracketNotRipped
348 
                  Verilog
349 
                  true
350 
                  Foundation_ISE
351 
                  false
352 
                  false
353 
                  false
354 
                  Ngc
355 
                  false
356
357
358 
                  Behavioral
359 
                  Verilog
360 
                  false
361
362
363 
                  2012-06-25+21:54
364
365
366
367
368 
                  customization_generator
369
370 
                     ./summary.log
371 
                     unknown
372 167 olivier.gi 
                     Fri Nov 30 22:43:36 GMT 2012
373 
                     0x76A61D5C
374 
                     generationID_4013899584
375 157 olivier.gi
376
377
378 
                  model_parameter_resolution_generator
379
380 
                     ./summary.log
381 
                     unknown
382 167 olivier.gi 
                     Fri Nov 30 22:43:41 GMT 2012
383 
                     0x76A61D5C
384 
                     generationID_4013899584
385 157 olivier.gi
386
387
388 
                  ip_xco_generator
389
390 167 olivier.gi 
                     ./ram_16x8k_dp.xco
391 157 olivier.gi 
                     xco
392 167 olivier.gi 
                     Fri Nov 30 22:43:41 GMT 2012
393 
                     0xBCE8DABB
394 
                     generationID_4013899584
395 157 olivier.gi
396
397
398 
                  associated_files_generator
399
400 167 olivier.gi 
                     ./ram_16x8k_dp/blk_mem_gen_v7_2_readme.txt
401 157 olivier.gi 
                     ignore
402 
                     txt
403 
                     Sat Jul 21 06:10:41 GMT 2012
404 
                     0x5661B352
405 167 olivier.gi 
                     generationID_4013899584
406 157 olivier.gi
407
408 167 olivier.gi 
                     ./ram_16x8k_dp/doc/blk_mem_gen_v7_2_vinfo.html
409 157 olivier.gi 
                     ignore
410 
                     unknown
411 
                     Sat Jul 21 06:10:41 GMT 2012
412 
                     0x4D7A616C
413 167 olivier.gi 
                     generationID_4013899584
414 157 olivier.gi
415
416 167 olivier.gi 
                     ./ram_16x8k_dp/doc/pg058-blk-mem-gen.pdf
417 157 olivier.gi 
                     ignore
418 
                     pdf
419 
                     Sat Jul 21 06:10:41 GMT 2012
420 
                     0xAE5E57E0
421 167 olivier.gi 
                     generationID_4013899584
422 157 olivier.gi
423
424
425 
                  ejava_generator
426
427 167 olivier.gi 
                     ./ram_16x8k_dp/example_design/ram_16x8k_dp_exdes.ucf
428 157 olivier.gi 
                     ignore
429 
                     ucf
430 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
431 
                     0x8915DFA1
432 
                     generationID_4013899584
433 157 olivier.gi
434
435 167 olivier.gi 
                     ./ram_16x8k_dp/example_design/ram_16x8k_dp_exdes.vhd
436 157 olivier.gi 
                     ignore
437 
                     vhdl
438 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
439 
                     0xE6D2B7FE
440 
                     generationID_4013899584
441 157 olivier.gi
442
443 167 olivier.gi 
                     ./ram_16x8k_dp/example_design/ram_16x8k_dp_exdes.xdc
444 157 olivier.gi 
                     ignore
445 
                     xdc
446 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
447 
                     0x78E2D49A
448 
                     generationID_4013899584
449 157 olivier.gi
450
451 167 olivier.gi 
                     ./ram_16x8k_dp/example_design/ram_16x8k_dp_prod.vhd
452 157 olivier.gi 
                     ignore
453 
                     vhdl
454 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
455 
                     0x438ACD9E
456 
                     generationID_4013899584
457 157 olivier.gi
458
459 167 olivier.gi 
                     ./ram_16x8k_dp/implement/implement.bat
460 157 olivier.gi 
                     ignore
461 
                     unknown
462 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
463 
                     0xB9217A9D
464 
                     generationID_4013899584
465 157 olivier.gi
466
467 167 olivier.gi 
                     ./ram_16x8k_dp/implement/implement.sh
468 157 olivier.gi 
                     ignore
469 
                     unknown
470 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
471 
                     0xAF7804B8
472 
                     generationID_4013899584
473 157 olivier.gi
474
475 167 olivier.gi 
                     ./ram_16x8k_dp/implement/planAhead_ise.bat
476 157 olivier.gi 
                     ignore
477 
                     unknown
478 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
479 
                     0x45F8EA6E
480 
                     generationID_4013899584
481 157 olivier.gi
482
483 167 olivier.gi 
                     ./ram_16x8k_dp/implement/planAhead_ise.sh
484 157 olivier.gi 
                     ignore
485 
                     unknown
486 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
487 
                     0x2D190EC7
488 
                     generationID_4013899584
489 157 olivier.gi
490
491 167 olivier.gi 
                     ./ram_16x8k_dp/implement/planAhead_ise.tcl
492 157 olivier.gi 
                     ignore
493 
                     tcl
494 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
495 
                     0x5D0CC17F
496 
                     generationID_4013899584
497 157 olivier.gi
498
499 167 olivier.gi 
                     ./ram_16x8k_dp/implement/xst.prj
500 157 olivier.gi 
                     ignore
501 
                     unknown
502 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
503 
                     0x95A3A394
504 
                     generationID_4013899584
505 157 olivier.gi
506
507 167 olivier.gi 
                     ./ram_16x8k_dp/implement/xst.scr
508 157 olivier.gi 
                     ignore
509 
                     unknown
510 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
511 
                     0xAEFDBD03
512 
                     generationID_4013899584
513 157 olivier.gi
514
515 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/addr_gen.vhd
516 157 olivier.gi 
                     ignore
517 
                     vhdl
518 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
519 157 olivier.gi 
                     0x886696A8
520 167 olivier.gi 
                     generationID_4013899584
521 157 olivier.gi
522
523 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/bmg_stim_gen.vhd
524 157 olivier.gi 
                     ignore
525 
                     vhdl
526 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
527 
                     0x6B4E65F0
528 
                     generationID_4013899584
529 157 olivier.gi
530
531 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/bmg_tb_pkg.vhd
532 157 olivier.gi 
                     ignore
533 
                     vhdl
534 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
535 157 olivier.gi 
                     0xD4F2B061
536 167 olivier.gi 
                     generationID_4013899584
537 157 olivier.gi
538
539 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/checker.vhd
540 157 olivier.gi 
                     ignore
541 
                     vhdl
542 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
543 157 olivier.gi 
                     0x2A8E7144
544 167 olivier.gi 
                     generationID_4013899584
545 157 olivier.gi
546
547 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/data_gen.vhd
548 157 olivier.gi 
                     ignore
549 
                     vhdl
550 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
551 157 olivier.gi 
                     0xE0759FCA
552 167 olivier.gi 
                     generationID_4013899584
553 157 olivier.gi
554
555 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/functional/simcmds.tcl
556 157 olivier.gi 
                     ignore
557 
                     tcl
558 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
559 
                     0xC6F18584
560 
                     generationID_4013899584
561 157 olivier.gi
562
563 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/functional/simulate_isim.sh
564 157 olivier.gi 
                     ignore
565 
                     unknown
566 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
567 
                     0xF4D07C79
568 
                     generationID_4013899584
569 157 olivier.gi
570
571 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/functional/simulate_mti.bat
572 157 olivier.gi 
                     ignore
573 
                     unknown
574 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
575 157 olivier.gi 
                     0x86EA5D67
576 167 olivier.gi 
                     generationID_4013899584
577 157 olivier.gi
578
579 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/functional/simulate_mti.do
580 157 olivier.gi 
                     ignore
581 
                     unknown
582 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
583 
                     0x97E24295
584 
                     generationID_4013899584
585 157 olivier.gi
586
587 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/functional/simulate_mti.sh
588 157 olivier.gi 
                     ignore
589 
                     unknown
590 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
591 157 olivier.gi 
                     0x86EA5D67
592 167 olivier.gi 
                     generationID_4013899584
593 157 olivier.gi
594
595 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/functional/simulate_ncsim.sh
596 157 olivier.gi 
                     ignore
597 
                     unknown
598 167 olivier.gi 
                     Fri Nov 30 22:43:42 GMT 2012
599 
                     0xE7BDC3B4
600 
                     generationID_4013899584
601 157 olivier.gi
602
603 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/functional/simulate_vcs.sh
604 157 olivier.gi 
                     ignore
605 
                     unknown
606 167 olivier.gi 
                     Fri Nov 30 22:43:42 GMT 2012
607 
                     0xDFEFF7D3
608 
                     generationID_4013899584
609 157 olivier.gi
610
611 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/functional/ucli_commands.key
612 157 olivier.gi 
                     ignore
613 
                     unknown
614 167 olivier.gi 
                     Fri Nov 30 22:43:42 GMT 2012
615 
                     0xCF9470F3
616 
                     generationID_4013899584
617 157 olivier.gi
618
619 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/functional/vcs_session.tcl
620 157 olivier.gi 
                     ignore
621 
                     tcl
622 167 olivier.gi 
                     Fri Nov 30 22:43:42 GMT 2012
623 
                     0x8A7787CC
624 
                     generationID_4013899584
625 157 olivier.gi
626
627 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/functional/wave_mti.do
628 157 olivier.gi 
                     ignore
629 
                     unknown
630 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
631 
                     0xE1B9DA08
632 
                     generationID_4013899584
633 157 olivier.gi
634
635 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/functional/wave_ncsim.sv
636 157 olivier.gi 
                     ignore
637 
                     unknown
638 167 olivier.gi 
                     Fri Nov 30 22:43:42 GMT 2012
639 
                     0xAFDD771C
640 
                     generationID_4013899584
641 157 olivier.gi
642
643 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/ram_16x8k_dp_synth.vhd
644 157 olivier.gi 
                     ignore
645 
                     vhdl
646 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
647 
                     0x4E15429D
648 
                     generationID_4013899584
649 157 olivier.gi
650
651 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/ram_16x8k_dp_tb.vhd
652 157 olivier.gi 
                     ignore
653 
                     vhdl
654 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
655 
                     0xDFDD78A5
656 
                     generationID_4013899584
657 157 olivier.gi
658
659 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/random.vhd
660 157 olivier.gi 
                     ignore
661 
                     vhdl
662 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
663 157 olivier.gi 
                     0xE1CDC376
664 167 olivier.gi 
                     generationID_4013899584
665 157 olivier.gi
666
667 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/timing/simcmds.tcl
668 157 olivier.gi 
                     ignore
669 
                     tcl
670 167 olivier.gi 
                     Fri Nov 30 22:43:42 GMT 2012
671 
                     0xC6F18584
672 
                     generationID_4013899584
673 157 olivier.gi
674
675 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/timing/simulate_isim.sh
676 157 olivier.gi 
                     ignore
677 
                     unknown
678 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
679 
                     0x564BBD15
680 
                     generationID_4013899584
681 157 olivier.gi
682
683 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/timing/simulate_mti.bat
684 157 olivier.gi 
                     ignore
685 
                     unknown
686 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
687 157 olivier.gi 
                     0x86EA5D67
688 167 olivier.gi 
                     generationID_4013899584
689 157 olivier.gi
690
691 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/timing/simulate_mti.do
692 157 olivier.gi 
                     ignore
693 
                     unknown
694 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
695 
                     0x5FF2004B
696 
                     generationID_4013899584
697 157 olivier.gi
698
699 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/timing/simulate_mti.sh
700 157 olivier.gi 
                     ignore
701 
                     unknown
702 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
703 157 olivier.gi 
                     0x86EA5D67
704 167 olivier.gi 
                     generationID_4013899584
705 157 olivier.gi
706
707 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/timing/simulate_ncsim.sh
708 157 olivier.gi 
                     ignore
709 
                     unknown
710 167 olivier.gi 
                     Fri Nov 30 22:43:42 GMT 2012
711 
                     0x38E60766
712 
                     generationID_4013899584
713 157 olivier.gi
714
715 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/timing/simulate_vcs.sh
716 157 olivier.gi 
                     ignore
717 
                     unknown
718 167 olivier.gi 
                     Fri Nov 30 22:43:42 GMT 2012
719 
                     0x66F9F11C
720 
                     generationID_4013899584
721 157 olivier.gi
722
723 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/timing/ucli_commands.key
724 157 olivier.gi 
                     ignore
725 
                     unknown
726 167 olivier.gi 
                     Fri Nov 30 22:43:42 GMT 2012
727 
                     0xCF9470F3
728 
                     generationID_4013899584
729 157 olivier.gi
730
731 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/timing/vcs_session.tcl
732 157 olivier.gi 
                     ignore
733 
                     tcl
734 167 olivier.gi 
                     Fri Nov 30 22:43:42 GMT 2012
735 
                     0x8B5C0EEA
736 
                     generationID_4013899584
737 157 olivier.gi
738
739 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/timing/wave_mti.do
740 157 olivier.gi 
                     ignore
741 
                     unknown
742 167 olivier.gi 
                     Fri Nov 30 22:43:43 GMT 2012
743 
                     0xA057B0F6
744 
                     generationID_4013899584
745 157 olivier.gi
746
747 167 olivier.gi 
                     ./ram_16x8k_dp/simulation/timing/wave_ncsim.sv
748 157 olivier.gi 
                     ignore
749 
                     unknown
750 167 olivier.gi 
                     Fri Nov 30 22:43:42 GMT 2012
751 
                     0xF50DC3A6
752 
                     generationID_4013899584
753 157 olivier.gi
754
755
756 
                  ngc_netlist_generator
757
758 167 olivier.gi 
                     ./ram_16x8k_dp.ngc
759 157 olivier.gi 
                     ngc
760 167 olivier.gi 
                     Fri Nov 30 22:44:40 GMT 2012
761 
                     0xC275AA7D
762 
                     generationID_4013899584
763 157 olivier.gi
764
765
766 
                  obfuscate_netlist_generator
767
768
769 
                  padded_implementation_netlist_generator
770
771
772 
                  instantiation_template_generator
773
774 167 olivier.gi 
                     ./ram_16x8k_dp.veo
775 157 olivier.gi 
                     veo
776 167 olivier.gi 
                     Fri Nov 30 22:44:40 GMT 2012
777 
                     0x44743D78
778 
                     generationID_4013899584
779 157 olivier.gi
780
781
782 
                  synthesis_instantiation_wrapper_generator
783
784 167 olivier.gi 
                     ./ram_16x8k_dp_synth.v
785 157 olivier.gi 
                     verilog
786 
                     verilogSynthesis
787 167 olivier.gi 
                     Fri Nov 30 22:44:40 GMT 2012
788 
                     0xC56A17C4
789 
                     generationID_4013899584
790 157 olivier.gi
791
792
793 
                  structural_simulation_model_generator
794
795 167 olivier.gi 
                     ./ram_16x8k_dp.v
796 157 olivier.gi 
                     verilog
797 167 olivier.gi 
                     Fri Nov 30 22:44:40 GMT 2012
798 
                     0xA580F986
799 
                     generationID_4013899584
800 157 olivier.gi
801
802
803 
                  all_documents_generator
804
805
806 
                  asy_generator
807
808 167 olivier.gi 
                     ./ram_16x8k_dp.asy
809 157 olivier.gi 
                     asy
810 167 olivier.gi 
                     Fri Nov 30 22:44:44 GMT 2012
811 
                     0xC80F28A5
812 
                     generationID_4013899584
813 157 olivier.gi
814
815 
                     ./summary.log
816 
                     unknown
817 167 olivier.gi 
                     Fri Nov 30 22:44:44 GMT 2012
818 
                     0x76A61D5C
819 
                     generationID_4013899584
820 157 olivier.gi
821
822
823 
                  xmdf_generator
824
825 167 olivier.gi 
                     ./ram_16x8k_dp_xmdf.tcl
826 157 olivier.gi 
                     tclXmdf
827 
                     tcl
828 167 olivier.gi 
                     Fri Nov 30 22:44:44 GMT 2012
829 
                     0xB7CBC7A4
830 
                     generationID_4013899584
831 157 olivier.gi
832
833
834 
                  synthesis_ise_generator
835
836 167 olivier.gi 
                     ./ram_16x8k_dp.gise
837 157 olivier.gi 
                     ignore
838 
                     gise
839 167 olivier.gi 
                     Fri Nov 30 22:44:51 GMT 2012
840 
                     0x552D948D
841 
                     generationID_4013899584
842 157 olivier.gi
843
844 167 olivier.gi 
                     ./ram_16x8k_dp.xise
845 157 olivier.gi 
                     ignore
846 
                     xise
847 167 olivier.gi 
                     Fri Nov 30 22:44:51 GMT 2012
848 
                     0x46AD741A
849 
                     generationID_4013899584
850 157 olivier.gi
851
852
853 
                  ise_generator
854
855 167 olivier.gi 
                     ./ram_16x8k_dp.gise
856 157 olivier.gi 
                     ignore
857 
                     gise
858 167 olivier.gi 
                     Fri Nov 30 22:44:55 GMT 2012
859 
                     0x54560CD3
860 
                     generationID_4013899584
861 157 olivier.gi
862
863 167 olivier.gi 
                     ./ram_16x8k_dp.xise
864 157 olivier.gi 
                     ignore
865 
                     xise
866 167 olivier.gi 
                     Fri Nov 30 22:44:55 GMT 2012
867 
                     0x30454A9B
868 
                     generationID_4013899584
869 157 olivier.gi
870
871
872 
                  deliver_readme_generator
873
874
875 
                  flist_generator
876
877 167 olivier.gi 
                     ./ram_16x8k_dp_flist.txt
878 157 olivier.gi 
                     ignore
879 
                     txtFlist
880 
                     txt
881 167 olivier.gi 
                     Fri Nov 30 22:44:55 GMT 2012
882 
                     0x53BF6150
883 
                     generationID_4013899584
884 157 olivier.gi
885
886
887 
                  view_readme_generator
888
889
890
891
892 167 olivier.gi
893 
         ram_16x4k_dp
894
895
896 
            ram_16x4k_dp
897 
            Native
898 
            AXI4_Full
899 
            Memory_Slave
900 
            false
901 
            4
902 
            True_Dual_Port_RAM
903 
            false
904 
            No_ECC
905 
            false
906 
            false
907 
            false
908 
            Single_Bit_Error_Injection
909 
            true
910 
            8
911 
            Minimum_Area
912 
            8kx2
913 
            true
914 
            16
915 
            4096
916 
            16
917 
            WRITE_FIRST
918 
            Use_ENA_Pin
919 
            16
920 
            16
921 
            WRITE_FIRST
922 
            Use_ENB_Pin
923 
            false
924 
            false
925 
            false
926 
            false
927 
            false
928 
            false
929 
            false
930 
            false
931 
            0
932 
            false
933 
            no_coe_file_loaded
934 
            false
935 
            0
936 
            false
937 
            false
938 
            CE
939 
            0
940 
            false
941 
            false
942 
            CE
943 
            0
944 
            SYNC
945 
            false
946 
            100
947 
            50
948 
            100
949 
            50
950 
            100
951 
            100
952 
            ALL
953 
            false
954 
            false
955
956
957
958
959 
                  coregen
960 
                  ./
961 
                  ./tmp/
962 
                  ./tmp/_cg/
963
964
965 
                  xc6slx9
966 
                  spartan6
967 
                  csg324
968 
                  -2
969
970
971 
                  BusFormatAngleBracketNotRipped
972 
                  Verilog
973 
                  true
974 
                  Foundation_ISE
975 
                  false
976 
                  false
977 
                  false
978 
                  Ngc
979 
                  false
980
981
982 
                  Behavioral
983 
                  Verilog
984 
                  false
985
986
987 
                  2012-06-25+21:54
988
989
990
991
992 157 olivier.gi
993
994
995
996 
            coregen
997 
            ./
998 
            ./tmp/
999 
            ./tmp/_cg/
1000
1001
1002 
            xc6slx9
1003 
            spartan6
1004 
            csg324
1005 
            -2
1006
1007
1008 
            BusFormatAngleBracketNotRipped
1009 
            Verilog
1010 
            true
1011 
            Foundation_ISE
1012 
            false
1013 
            false
1014 
            false
1015 
            Ngc
1016 
            false
1017
1018
1019 
            Behavioral
1020 
            Verilog
1021 
            false
1022
1023
1024
1025
1026 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.