| 1 |
157 |
olivier.gi |
Welcome to Xilinx CORE Generator.
|
| 2 |
|
|
Help system initialized.
|
| 3 |
|
|
The IP Catalog has been reloaded.
|
| 4 |
|
|
Wrote CGP file for project 'coregen'.
|
| 5 |
|
|
Customize and GenerateINFO:sim:172 - Generating IP...
|
| 6 |
|
|
Applying current project options...
|
| 7 |
|
|
Finished applying current project options.
|
| 8 |
|
|
Resolving generics for 'ram_16x512'...
|
| 9 |
|
|
Applying external generics to 'ram_16x512'...
|
| 10 |
|
|
Delivering associated files for 'ram_16x512'...
|
| 11 |
|
|
WARNING:sim - Component blk_mem_gen_v7_2 does not have a valid model name for
|
| 12 |
|
|
VHDL synthesis
|
| 13 |
|
|
Delivering EJava files for 'ram_16x512'...
|
| 14 |
|
|
Generating implementation netlist for 'ram_16x512'...
|
| 15 |
|
|
INFO:sim - Pre-processing HDL files for 'ram_16x512'...
|
| 16 |
|
|
Running synthesis for 'ram_16x512'
|
| 17 |
|
|
Running ngcbuild...
|
| 18 |
|
|
Writing VHO instantiation template for 'ram_16x512'...
|
| 19 |
|
|
Writing VHDL instantiation wrapper for 'ram_16x512'...
|
| 20 |
|
|
Writing VHDL behavioral simulation model for 'ram_16x512'...
|
| 21 |
|
|
WARNING:sim - No files were found for the view xilinx_documentation
|
| 22 |
|
|
Generating ASY schematic symbol...
|
| 23 |
|
|
INFO:sim:949 - Finished generation of ASY schematic symbol.
|
| 24 |
|
|
Generating metadata file...
|
| 25 |
|
|
Generating ISE project file for 'ram_16x512'...
|
| 26 |
|
|
Generating ISE project...
|
| 27 |
|
|
XCO file found: ram_16x512.xco
|
| 28 |
|
|
XMDF file found: ram_16x512_xmdf.tcl
|
| 29 |
|
|
Adding
|
| 30 |
|
|
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
|
| 31 |
|
|
ilog/coregen/tmp/_cg/ram_16x512.asy -view all -origin_type imported
|
| 32 |
|
|
Adding
|
| 33 |
|
|
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
|
| 34 |
|
|
ilog/coregen/tmp/_cg/ram_16x512.ngc -view all -origin_type created
|
| 35 |
|
|
Checking file
|
| 36 |
|
|
"/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ve
|
| 37 |
|
|
rilog/coregen/tmp/_cg/ram_16x512.ngc" for project device match ...
|
| 38 |
|
|
File
|
| 39 |
|
|
"/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ve
|
| 40 |
|
|
rilog/coregen/tmp/_cg/ram_16x512.ngc" device information matches project device.
|
| 41 |
|
|
Adding
|
| 42 |
|
|
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
|
| 43 |
|
|
ilog/coregen/tmp/_cg/ram_16x512.vhd -view all -origin_type created
|
| 44 |
|
|
INFO:HDLCompiler:1061 - Parsing VHDL file
|
| 45 |
|
|
"/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl
|
| 46 |
|
|
/verilog/coregen/tmp/_cg/ram_16x512.vhd" into library work
|
| 47 |
|
|
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
|
| 48 |
|
|
Adding
|
| 49 |
|
|
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
|
| 50 |
|
|
ilog/coregen/tmp/_cg/ram_16x512.vho -view all -origin_type imported
|
| 51 |
|
|
Adding
|
| 52 |
|
|
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
|
| 53 |
|
|
ilog/coregen/tmp/_cg/ram_16x512_synth.vhd -view all -origin_type created
|
| 54 |
|
|
INFO:HDLCompiler:1061 - Parsing VHDL file
|
| 55 |
|
|
"/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl
|
| 56 |
|
|
/verilog/coregen/tmp/_cg/ram_16x512_synth.vhd" into library work
|
| 57 |
|
|
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
|
| 58 |
|
|
WARNING:ProjectMgmt - Duplicate Design Unit 'ram_16x512' found in library 'work'
|
| 59 |
|
|
WARNING:ProjectMgmt -
|
| 60 |
|
|
"/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl
|
| 61 |
|
|
/verilog/coregen/tmp/_cg/ram_16x512.vhd" line 43 (active)
|
| 62 |
|
|
WARNING:ProjectMgmt -
|
| 63 |
|
|
"/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl
|
| 64 |
|
|
/verilog/coregen/tmp/_cg/ram_16x512_synth.vhd" line 64
|
| 65 |
|
|
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
|
| 66 |
|
|
Please set the new top explicitly by running the "project set top" command.
|
| 67 |
|
|
To re-calculate the new top automatically, set the "Auto Implementation Top"
|
| 68 |
|
|
property to true.
|
| 69 |
|
|
Top level has been set to "/ram_16x512"
|
| 70 |
|
|
Generating README file...
|
| 71 |
|
|
Generating FLIST file...
|
| 72 |
|
|
INFO:sim:948 - Finished FLIST file generation.
|
| 73 |
|
|
Launching README viewer...
|
| 74 |
|
|
Moving files to output directory...
|
| 75 |
|
|
Finished moving files to output directory
|
| 76 |
|
|
Saved CGP file for project 'coregen'.
|
| 77 |
|
|
Saved CGP file for project 'coregen'.
|
| 78 |
|
|
Regenerate (Under Current Project Settings)INFO:sim:172 - Generating IP...
|
| 79 |
|
|
Applying current project options...
|
| 80 |
|
|
Finished applying current project options.
|
| 81 |
|
|
Resolving generics for 'ram_16x512'...
|
| 82 |
|
|
WARNING:sim - A core named 'ram_16x512' already exists in the project. Output
|
| 83 |
|
|
products for this core may be overwritten.
|
| 84 |
|
|
Applying external generics to 'ram_16x512'...
|
| 85 |
|
|
Delivering associated files for 'ram_16x512'...
|
| 86 |
|
|
WARNING:sim - Component blk_mem_gen_v7_2 does not have a valid model name for
|
| 87 |
|
|
Verilog synthesis
|
| 88 |
|
|
Delivering EJava files for 'ram_16x512'...
|
| 89 |
|
|
Generating implementation netlist for 'ram_16x512'...
|
| 90 |
|
|
INFO:sim - Pre-processing HDL files for 'ram_16x512'...
|
| 91 |
|
|
Running synthesis for 'ram_16x512'
|
| 92 |
|
|
Running ngcbuild...
|
| 93 |
|
|
Writing VEO instantiation template for 'ram_16x512'...
|
| 94 |
|
|
Writing Verilog instantiation wrapper for 'ram_16x512'...
|
| 95 |
|
|
Writing Verilog behavioral simulation model for 'ram_16x512'...
|
| 96 |
|
|
WARNING:sim - No files were found for the view xilinx_documentation
|
| 97 |
|
|
Generating ASY schematic symbol...
|
| 98 |
|
|
INFO:sim:949 - Finished generation of ASY schematic symbol.
|
| 99 |
|
|
Generating metadata file...
|
| 100 |
|
|
Regenerating ISE project file for 'ram_16x512'...
|
| 101 |
|
|
Generating ISE project...
|
| 102 |
|
|
XCO file found: ram_16x512.xco
|
| 103 |
|
|
XMDF file found: ram_16x512_xmdf.tcl
|
| 104 |
|
|
Adding
|
| 105 |
|
|
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
|
| 106 |
|
|
ilog/coregen/tmp/_cg/ram_16x512.asy -view all -origin_type imported
|
| 107 |
|
|
Adding
|
| 108 |
|
|
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
|
| 109 |
|
|
ilog/coregen/tmp/_cg/ram_16x512.ngc -view all -origin_type created
|
| 110 |
|
|
Checking file
|
| 111 |
|
|
"/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ve
|
| 112 |
|
|
rilog/coregen/tmp/_cg/ram_16x512.ngc" for project device match ...
|
| 113 |
|
|
File
|
| 114 |
|
|
"/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ve
|
| 115 |
|
|
rilog/coregen/tmp/_cg/ram_16x512.ngc" device information matches project device.
|
| 116 |
|
|
Adding
|
| 117 |
|
|
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
|
| 118 |
|
|
ilog/coregen/tmp/_cg/ram_16x512.v -view all -origin_type created
|
| 119 |
|
|
INFO:HDLCompiler:1845 - Analyzing Verilog file
|
| 120 |
|
|
"/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl
|
| 121 |
|
|
/verilog/coregen/tmp/_cg/ram_16x512.v" into library work
|
| 122 |
|
|
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
|
| 123 |
|
|
Adding
|
| 124 |
|
|
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
|
| 125 |
|
|
ilog/coregen/tmp/_cg/ram_16x512.veo -view all -origin_type imported
|
| 126 |
|
|
Adding
|
| 127 |
|
|
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
|
| 128 |
|
|
ilog/coregen/tmp/_cg/ram_16x512_synth.v -view all -origin_type created
|
| 129 |
|
|
INFO:HDLCompiler:1845 - Analyzing Verilog file
|
| 130 |
|
|
"/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl
|
| 131 |
|
|
/verilog/coregen/tmp/_cg/ram_16x512_synth.v" into library work
|
| 132 |
|
|
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
|
| 133 |
|
|
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
|
| 134 |
|
|
Please set the new top explicitly by running the "project set top" command.
|
| 135 |
|
|
To re-calculate the new top automatically, set the "Auto Implementation Top"
|
| 136 |
|
|
property to true.
|
| 137 |
|
|
Top level has been set to "/ram_16x512"
|
| 138 |
|
|
Generating README file...
|
| 139 |
|
|
Generating FLIST file...
|
| 140 |
|
|
INFO:sim:948 - Finished FLIST file generation.
|
| 141 |
|
|
Moving files to output directory...
|
| 142 |
|
|
Finished moving files to output directory
|
| 143 |
|
|
Saved CGP file for project 'coregen'.
|
| 144 |
|
|
Customize and GenerateINFO:sim:172 - Generating IP...
|
| 145 |
|
|
Applying current project options...
|
| 146 |
|
|
Finished applying current project options.
|
| 147 |
|
|
Resolving generics for 'ram_16x2k'...
|
| 148 |
|
|
Applying external generics to 'ram_16x2k'...
|
| 149 |
|
|
Delivering associated files for 'ram_16x2k'...
|
| 150 |
|
|
WARNING:sim - Component blk_mem_gen_v7_2 does not have a valid model name for
|
| 151 |
|
|
Verilog synthesis
|
| 152 |
|
|
Delivering EJava files for 'ram_16x2k'...
|
| 153 |
|
|
Generating implementation netlist for 'ram_16x2k'...
|
| 154 |
|
|
INFO:sim - Pre-processing HDL files for 'ram_16x2k'...
|
| 155 |
|
|
Running synthesis for 'ram_16x2k'
|
| 156 |
|
|
Running ngcbuild...
|
| 157 |
|
|
Writing VEO instantiation template for 'ram_16x2k'...
|
| 158 |
|
|
Writing Verilog instantiation wrapper for 'ram_16x2k'...
|
| 159 |
|
|
Writing Verilog behavioral simulation model for 'ram_16x2k'...
|
| 160 |
|
|
WARNING:sim - No files were found for the view xilinx_documentation
|
| 161 |
|
|
Generating ASY schematic symbol...
|
| 162 |
|
|
INFO:sim:949 - Finished generation of ASY schematic symbol.
|
| 163 |
|
|
Generating metadata file...
|
| 164 |
|
|
Generating ISE project file for 'ram_16x2k'...
|
| 165 |
|
|
Generating ISE project...
|
| 166 |
|
|
XCO file found: ram_16x2k.xco
|
| 167 |
|
|
XMDF file found: ram_16x2k_xmdf.tcl
|
| 168 |
|
|
Adding
|
| 169 |
|
|
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
|
| 170 |
|
|
ilog/coregen/tmp/_cg/ram_16x2k.asy -view all -origin_type imported
|
| 171 |
|
|
Adding
|
| 172 |
|
|
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
|
| 173 |
|
|
ilog/coregen/tmp/_cg/ram_16x2k.ngc -view all -origin_type created
|
| 174 |
|
|
Checking file
|
| 175 |
|
|
"/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ve
|
| 176 |
|
|
rilog/coregen/tmp/_cg/ram_16x2k.ngc" for project device match ...
|
| 177 |
|
|
File
|
| 178 |
|
|
"/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ve
|
| 179 |
|
|
rilog/coregen/tmp/_cg/ram_16x2k.ngc" device information matches project device.
|
| 180 |
|
|
Adding
|
| 181 |
|
|
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
|
| 182 |
|
|
ilog/coregen/tmp/_cg/ram_16x2k.v -view all -origin_type created
|
| 183 |
|
|
INFO:HDLCompiler:1845 - Analyzing Verilog file
|
| 184 |
|
|
"/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl
|
| 185 |
|
|
/verilog/coregen/tmp/_cg/ram_16x2k.v" into library work
|
| 186 |
|
|
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
|
| 187 |
|
|
Adding
|
| 188 |
|
|
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
|
| 189 |
|
|
ilog/coregen/tmp/_cg/ram_16x2k.veo -view all -origin_type imported
|
| 190 |
|
|
Adding
|
| 191 |
|
|
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
|
| 192 |
|
|
ilog/coregen/tmp/_cg/ram_16x2k_synth.v -view all -origin_type created
|
| 193 |
|
|
INFO:HDLCompiler:1845 - Analyzing Verilog file
|
| 194 |
|
|
"/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl
|
| 195 |
|
|
/verilog/coregen/tmp/_cg/ram_16x2k_synth.v" into library work
|
| 196 |
|
|
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
|
| 197 |
|
|
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
|
| 198 |
|
|
Please set the new top explicitly by running the "project set top" command.
|
| 199 |
|
|
To re-calculate the new top automatically, set the "Auto Implementation Top"
|
| 200 |
|
|
property to true.
|
| 201 |
|
|
Top level has been set to "/ram_16x2k"
|
| 202 |
|
|
Generating README file...
|
| 203 |
|
|
Generating FLIST file...
|
| 204 |
|
|
INFO:sim:948 - Finished FLIST file generation.
|
| 205 |
|
|
Launching README viewer...
|
| 206 |
|
|
Moving files to output directory...
|
| 207 |
|
|
Finished moving files to output directory
|
| 208 |
|
|
Saved CGP file for project 'coregen'.
|
| 209 |
|
|
Saved CGP file for project 'coregen'.
|
| 210 |
|
|
Closed project file.
|
