OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_avnet_lx9microbard/] [rtl/] [verilog/] [coregen/] [ram_16x8k_dp/] [implement/] [xst.scr] - Blame information for rev 167

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 167 olivier.gi
run
2
-ifmt VHDL
3
-ent ram_16x8k_dp_exdes
4
-p xc6slx9-csg324-2
5
-ifn xst.prj
6
-write_timing_constraints No
7
-iobuf YES
8
-max_fanout 100
9
-ofn ram_16x8k_dp_exdes
10
-ofmt NGC
11
-bus_delimiter ()
12
-hierarchy_separator /
13
-case Maintain

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.