OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_avnet_lx9microbard/] [rtl/] [verilog/] [coregen/] [ram_16x8k_dp/] [simulation/] [functional/] [wave_ncsim.sv] - Blame information for rev 167

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 167 olivier.gi
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
window new WaveWindow  -name  "Waves for BMG Example Design"
11
waveform  using  "Waves for BMG Example Design"
12
 
13
      waveform add -signals /ram_16x8k_dp_tb/status
14
      waveform add -signals /ram_16x8k_dp_tb/ram_16x8k_dp_synth_inst/bmg_port/CLKA
15
      waveform add -signals /ram_16x8k_dp_tb/ram_16x8k_dp_synth_inst/bmg_port/ADDRA
16
      waveform add -signals /ram_16x8k_dp_tb/ram_16x8k_dp_synth_inst/bmg_port/DINA
17
      waveform add -signals /ram_16x8k_dp_tb/ram_16x8k_dp_synth_inst/bmg_port/WEA
18
      waveform add -signals /ram_16x8k_dp_tb/ram_16x8k_dp_synth_inst/bmg_port/ENA
19
      waveform add -signals /ram_16x8k_dp_tb/ram_16x8k_dp_synth_inst/bmg_port/DOUTA
20
      waveform add -signals /ram_16x8k_dp_tb/ram_16x8k_dp_synth_inst/bmg_port/CLKB
21
      waveform add -signals /ram_16x8k_dp_tb/ram_16x8k_dp_synth_inst/bmg_port/ADDRB
22
      waveform add -signals /ram_16x8k_dp_tb/ram_16x8k_dp_synth_inst/bmg_port/ENB
23
      waveform add -signals /ram_16x8k_dp_tb/ram_16x8k_dp_synth_inst/bmg_port/DINB
24
      waveform add -signals /ram_16x8k_dp_tb/ram_16x8k_dp_synth_inst/bmg_port/WEB
25
      waveform add -signals /ram_16x8k_dp_tb/ram_16x8k_dp_synth_inst/bmg_port/DOUTB
26
 
27
console submit -using simulator -wait no "run"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.