OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_avnet_lx9microbard/] [rtl/] [verilog/] [coregen/] [ram_16x8k_dp.asy] - Blame information for rev 167

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 167 olivier.gi 
Version 4
2 
SymbolType BLOCK
3 
TEXT 32 32 LEFT 4 ram_16x8k_dp
4 
RECTANGLE Normal 32 32 544 1376
5 
LINE Wide 0 80 32 80
6 
PIN 0 80 LEFT 36
7 
PINATTR PinName addra[12:0]
8 
PINATTR Polarity IN
9 
LINE Wide 0 112 32 112
10 
PIN 0 112 LEFT 36
11 
PINATTR PinName dina[15:0]
12 
PINATTR Polarity IN
13 
LINE Normal 0 144 32 144
14 
PIN 0 144 LEFT 36
15 
PINATTR PinName ena
16 
PINATTR Polarity IN
17 
LINE Wide 0 208 32 208
18 
PIN 0 208 LEFT 36
19 
PINATTR PinName wea[1:0]
20 
PINATTR Polarity IN
21 
LINE Normal 0 272 32 272
22 
PIN 0 272 LEFT 36
23 
PINATTR PinName clka
24 
PINATTR Polarity IN
25 
LINE Wide 0 432 32 432
26 
PIN 0 432 LEFT 36
27 
PINATTR PinName addrb[12:0]
28 
PINATTR Polarity IN
29 
LINE Wide 0 464 32 464
30 
PIN 0 464 LEFT 36
31 
PINATTR PinName dinb[15:0]
32 
PINATTR Polarity IN
33 
LINE Normal 0 496 32 496
34 
PIN 0 496 LEFT 36
35 
PINATTR PinName enb
36 
PINATTR Polarity IN
37 
LINE Wide 0 560 32 560
38 
PIN 0 560 LEFT 36
39 
PINATTR PinName web[1:0]
40 
PINATTR Polarity IN
41 
LINE Normal 0 624 32 624
42 
PIN 0 624 LEFT 36
43 
PINATTR PinName clkb
44 
PINATTR Polarity IN
45 
LINE Wide 576 80 544 80
46 
PIN 576 80 RIGHT 36
47 
PINATTR PinName douta[15:0]
48 
PINATTR Polarity OUT
49 
LINE Wide 576 368 544 368
50 
PIN 576 368 RIGHT 36
51 
PINATTR PinName doutb[15:0]
52 
PINATTR Polarity OUT
53 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.