OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_avnet_lx9microbard/] [rtl/] [verilog/] [coregen_chipscope/] [chipscope_icon_readme.txt] - Blame information for rev 202

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 157 olivier.gi 
The following files were generated for 'chipscope_icon' in directory
2 
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/verilog/coregen_chipscope/
3 
 
4 
XCO file generator:
5 
   Generate an XCO file for compatibility with legacy flows.
6 
 
7 
   * chipscope_icon.xco
8 
 
9 
Creates an implementation netlist:
10 
   Creates an implementation netlist for the IP.
11 
 
12 
   * chipscope_icon.constraints/chipscope_icon.ucf
13 
   * chipscope_icon.constraints/chipscope_icon.xdc
14 
   * chipscope_icon.ngc
15 
   * chipscope_icon.ucf
16 
   * chipscope_icon.v
17 
   * chipscope_icon.veo
18 
   * chipscope_icon.xdc
19 
   * chipscope_icon_xmdf.tcl
20 
 
21 
IP Symbol Generator:
22 
   Generate an IP symbol based on the current project options'.
23 
 
24 
   * chipscope_icon.asy
25 
 
26 
Generate ISE subproject:
27 
   Create an ISE subproject for use when including this core in ISE designs
28 
 
29 
   * chipscope_icon.gise
30 
   * chipscope_icon.xise
31 
 
32 
Deliver Readme:
33 
   Readme file for the IP.
34 
 
35 
   * chipscope_icon_readme.txt
36 
 
37 
Generate FLIST file:
38 
   Text file listing all of the output files produced when a customized core was
39 
   generated in the CORE Generator.
40 
 
41 
   * chipscope_icon_flist.txt
42 
 
43 
Please see the Xilinx CORE Generator online help for further details on
44 
generated files and how to use them.
45 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.