OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_avnet_lx9microbard/] [rtl/] [verilog/] [coregen_chipscope/] [coregen.log] - Blame information for rev 202

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 157 olivier.gi
Welcome to Xilinx CORE Generator.
2
Help system initialized.
3
The IP Catalog has been reloaded.
4
Wrote CGP file for project 'coregen'.
5
Customize and GenerateINFO:sim:172 - Generating IP...
6
WARNING:sim:100 - The Simulation File Type  is not valid for this
7
   core. Overriding with File Type .
8
Applying current project options...
9
Finished applying current project options.
10
Customizing IP...
11
Release 14.2 - Xilinx CORE Generator IP GUI Launcher P.28xd (lin64)
12
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
13
terminate called after throwing an instance of 'Port_ThrException::Exception'
14
Finished Customizing.
15
Generating IP...
16
WARNING:sim:100 - The Simulation File Type  is not valid for this
17
   core. Overriding with File Type .
18
Configuring files for chipscope_icon root...
19
Gathering HDL files for chipscope_icon root...
20
Creating XST project for chipscope_icon...
21
Creating XST script file for chipscope_icon...
22
Creating XST instantiation file for chipscope_icon...
23
Running XST for chipscope_icon...
24
XST: HDL Parsing
25
XST: HDL Elaboration
26
XST: HDL Synthesis
27
XST: Advanced HDL Synthesis
28
XST: Low Level Synthesis
29
XST: Design Summary
30
Not generating VHDL wrapper
31
Generating Verilog wrapper
32
Skipping VHDL instantiation template for chipscope_icon...
33
Creating ISE instantiation template for chipscope_icon...
34
Finished Generation.
35
Generating IP instantiation template...
36
Generating ASY schematic symbol...
37
INFO:sim:949 - Finished generation of ASY schematic symbol.
38
Generating metadata file...
39
Generating ISE project...
40
XCO file found: chipscope_icon.xco
41
XMDF file found: chipscope_icon_xmdf.tcl
42
Adding
43
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
44
ilog/coregen_chipscope/tmp/_cg/chipscope_icon.asy -view all -origin_type
45
imported
46
Adding
47
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
48
ilog/coregen_chipscope/tmp/_cg/chipscope_icon.ngc -view all -origin_type created
49
Checking file
50
"/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ve
51
rilog/coregen_chipscope/tmp/_cg/chipscope_icon.ngc" for project device match ...
52
File
53
"/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ve
54
rilog/coregen_chipscope/tmp/_cg/chipscope_icon.ngc" device information matches
55
project device.
56
Adding
57
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
58
ilog/coregen_chipscope/tmp/_cg/chipscope_icon.v -view all -origin_type created
59
INFO:HDLCompiler:1845 - Analyzing Verilog file
60
   "/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl
61
   /verilog/coregen_chipscope/tmp/_cg/chipscope_icon.v" into library work
62
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
63
Adding
64
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
65
ilog/coregen_chipscope/tmp/_cg/chipscope_icon.veo -view all -origin_type
66
imported
67
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
68
   Please set the new top explicitly by running the "project set top" command.
69
   To re-calculate the new top automatically, set the "Auto Implementation Top"
70
   property to true.
71
Top level has been set to "/chipscope_icon"
72
Generating README file...
73
Generating FLIST file...
74
INFO:sim:948 - Finished FLIST file generation.
75
Launching README viewer...
76
Moving files to output directory...
77
Finished moving files to output directory
78
Saved CGP file for project 'coregen'.
79
Customize and GenerateINFO:sim:172 - Generating IP...
80
WARNING:sim:100 - The Simulation File Type  is not valid for this
81
   core. Overriding with File Type .
82
Applying current project options...
83
Finished applying current project options.
84
Customizing IP...
85
Release 14.2 - Xilinx CORE Generator IP GUI Launcher P.28xd (lin64)
86
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
87
terminate called after throwing an instance of 'Port_ThrException::Exception'
88
Finished Customizing.
89
Generating IP...
90
WARNING:sim:100 - The Simulation File Type  is not valid for this
91
   core. Overriding with File Type .
92
Configuring files for chipscope_ila root...
93
Gathering HDL files for chipscope_ila root...
94
Creating XST project for chipscope_ila...
95
Creating XST script file for chipscope_ila...
96
Creating XST instantiation file for chipscope_ila...
97
Running XST for chipscope_ila...
98
XST: HDL Parsing
99
XST: HDL Elaboration
100
XST: HDL Synthesis
101
XST: Advanced HDL Synthesis
102
XST: Low Level Synthesis
103
XST: Design Summary
104
Not generating VHDL wrapper
105
Generating Verilog wrapper
106
Skipping VHDL instantiation template for chipscope_ila...
107
Creating ISE instantiation template for chipscope_ila...
108
Finished Generation.
109
Generating IP instantiation template...
110
Generating ASY schematic symbol...
111
INFO:sim:949 - Finished generation of ASY schematic symbol.
112
Generating metadata file...
113
Generating ISE project...
114
XCO file found: chipscope_ila.xco
115
XMDF file found: chipscope_ila_xmdf.tcl
116
Adding
117
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
118
ilog/coregen_chipscope/tmp/_cg/chipscope_ila.asy -view all -origin_type imported
119
Adding
120
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
121
ilog/coregen_chipscope/tmp/_cg/chipscope_ila.ngc -view all -origin_type created
122
Checking file
123
"/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ve
124
rilog/coregen_chipscope/tmp/_cg/chipscope_ila.ngc" for project device match ...
125
File
126
"/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ve
127
rilog/coregen_chipscope/tmp/_cg/chipscope_ila.ngc" device information matches
128
project device.
129
Adding
130
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
131
ilog/coregen_chipscope/tmp/_cg/chipscope_ila.v -view all -origin_type created
132
INFO:HDLCompiler:1845 - Analyzing Verilog file
133
   "/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl
134
   /verilog/coregen_chipscope/tmp/_cg/chipscope_ila.v" into library work
135
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
136
Adding
137
/home/pitchu/Projects/verilog/openMSP430/fpga/zxilinx_avnet_lx9microbard/rtl/ver
138
ilog/coregen_chipscope/tmp/_cg/chipscope_ila.veo -view all -origin_type imported
139
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
140
   Please set the new top explicitly by running the "project set top" command.
141
   To re-calculate the new top automatically, set the "Auto Implementation Top"
142
   property to true.
143
Top level has been set to "/chipscope_ila"
144
Generating README file...
145
Generating FLIST file...
146
INFO:sim:948 - Finished FLIST file generation.
147
Launching README viewer...
148
Moving files to output directory...
149
Finished moving files to output directory
150
Saved CGP file for project 'coregen'.
151
Saved CGP file for project 'coregen'.
152
Closed project file.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.