OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_avnet_lx9microbard/] [sim/] [rtl_sim/] [bin/] [msp430sim] - Blame information for rev 186

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 157 olivier.gi
#!/bin/bash
2
#------------------------------------------------------------------------------
3
# Copyright (C) 2001 Authors
4
#
5
# This source file may be used and distributed without restriction provided
6
# that this copyright statement is not removed from the file and that any
7
# derivative work contains the original copyright notice and the associated
8
# disclaimer.
9
#
10
# This source file is free software; you can redistribute it and/or modify
11
# it under the terms of the GNU Lesser General Public License as published
12
# by the Free Software Foundation; either version 2.1 of the License, or
13
# (at your option) any later version.
14
#
15
# This source is distributed in the hope that it will be useful, but WITHOUT
16
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
# FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public
18
# License for more details.
19
#
20
# You should have received a copy of the GNU Lesser General Public License
21
# along with this source; if not, write to the Free Software Foundation,
22
# Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
23
#
24
#------------------------------------------------------------------------------
25
#
26
# File Name: msp430sim
27
#
28
# Author(s):
29
#             - Olivier Girard,    olgirard@gmail.com
30
#
31
#------------------------------------------------------------------------------
32
# $Rev: 151 $
33
# $LastChangedBy: olivier.girard $
34
# $LastChangedDate: 2012-07-23 00:24:11 +0200 (Mon, 23 Jul 2012) $
35
#------------------------------------------------------------------------------
36
 
37
###############################################################################
38
#                            Parameter Check                                  #
39
###############################################################################
40
EXPECTED_ARGS=1
41
if [ $# -ne $EXPECTED_ARGS ]; then
42
  echo "ERROR    : wrong number of arguments"
43
  echo "USAGE    : msp430sim "
44
  echo "Example  : msp430sim leds"
45
  echo ""
46
  echo "In order to switch the verilog simulator, the OMSP_SIMULATOR environment"
47
  echo "variable can be set to the following values:"
48
  echo ""
49
  echo "                  - iverilog  : Icarus Verilog  (default)"
50
  echo "                  - cver      : CVer"
51
  echo "                  - verilog   : Verilog-XL"
52
  echo "                  - ncverilog : NC-Verilog"
53
  echo "                  - vcs       : VCS"
54
  echo "                  - vsim      : Modelsim"
55
  echo "                  - isim      : Xilinx simulator"
56
  echo ""
57
  exit 1
58
fi
59
 
60
 
61
###############################################################################
62
#                     Check if the required files exist                       #
63
###############################################################################
64
softdir=../../../software/$1;
65
elffile=../../../software/$1/$1.elf;
66
verfile=../src/$1.v;
67
submitfile=../src/submit.f;
68
if [ $OMSP_SIMULATOR == "isim" ]; then
69
    submitfile=../src/submit.prj;
70
fi
71
incfile=../../../rtl/verilog/openmsp430/openMSP430_defines.v;
72
 
73
if [ ! -e $softdir ]; then
74
    echo "Software directory doesn't exist: $softdir"
75
    exit 1
76
fi
77
if [ ! -e $verfile ]; then
78
    echo "Verilog stimulus file $verfile doesn't exist: $verfile"
79
    exit 1
80
fi
81
if [ ! -e $submitfile ]; then
82
    echo "Verilog submit file $submitfile doesn't exist: $submitfile"
83
    exit 1
84
fi
85
 
86
 
87
###############################################################################
88
#                               Cleanup                                       #
89
###############################################################################
90
echo "Cleanup..."
91
rm -rf *.vcd
92
rm -rf *.vpd
93
rm -rf *.trn
94
rm -rf *.dsn
95
rm -rf pmem.*
96
rm -rf stimulus.v
97
 
98
 
99
###############################################################################
100
#                              Run simulation                                 #
101
###############################################################################
102
echo " ======================================================="
103
echo "| Start simulation:             $1"
104
echo " ======================================================="
105
 
106
# Make C program
107
cd $softdir
108
make clean
109
make
110
cd ../../sim/rtl_sim/run/
111
 
112
# Create links
113
if [ `uname -o` = "Cygwin" ]
114
then
115
    cp $elffile pmem.elf
116
    cp $verfile stimulus.v
117
else
118
    ln -s $elffile pmem.elf
119
    ln -s $verfile stimulus.v
120
fi
121
 
122
# Make local copy of the openMSP403 configuration file
123
# and prepare it for MSPGCC preprocessing
124
cp  $incfile  ./pmem.h
125
sed -i 's/`ifdef/#ifdef/g'   ./pmem.h
126
sed -i 's/`else/#else/g'     ./pmem.h
127
sed -i 's/`endif/#endif/g'   ./pmem.h
128
sed -i 's/`define/#define/g' ./pmem.h
129
sed -i 's/`//g'              ./pmem.h
130
sed -i "s/'//g"              ./pmem.h
131
 
132
# Use MSPGCC preprocessor to extract the Program, Data
133
# and Peripheral memory sizes
134
msp430-gcc -E -P -x c ../bin/omsp_config.sh > pmem.sh
135
 
136
# Source the extracted configuration file
137
source pmem.sh
138
 
139
# Create IHEX file from ELF
140
echo "Convert ELF file to IHEX format..."
141
msp430-objcopy -O ihex  pmem.elf pmem.ihex
142
 
143
# Generate Program memory file
144
echo "Convert IHEX file to Verilog MEMH format..."
145
../bin/ihex2mem.tcl -ihex pmem.ihex -out pmem.mem -mem_size $pmemsize
146
 
147
# Start verilog simulation
148
echo "Start Verilog simulation..."
149
../bin/rtlsim.sh    stimulus.v pmem.mem $submitfile

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.