OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_avnet_lx9microbard/] [synthesis/] [xilinx/] [0_create_bitstream.sh] - Blame information for rev 212

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 157 olivier.gi
#!/bin/tcsh
2
######################################################
3
#                                                    #
4
# Xilinx Synthesis, Place & Route script for LINUX   #
5
#                                                    #
6
######################################################
7
 
8
# Cleanup
9
rm -rf ./WORK
10
mkdir WORK
11
cd ./WORK
12
 
13
# Create links for RAM & ROM ngc files
14 167 olivier.gi
ln -s ../../../rtl/verilog/coregen/ram_16x1k_sp.ngc  .
15
ln -s ../../../rtl/verilog/coregen/ram_16x1k_dp.ngc  .
16
ln -s ../../../rtl/verilog/coregen/ram_16x8k_dp.ngc  .
17 157 olivier.gi
 
18
# Create links for Chipscope ngc files
19
ln -s ../../../rtl/verilog/coregen_chipscope/chipscope_icon.ngc .
20
ln -s ../../../rtl/verilog/coregen_chipscope/chipscope_ila.ngc  .
21
 
22
# Create link to the Xilinx constraints file
23
ln -s ../scripts/openMSP430_fpga.ucf              .
24
 
25
# Create link to the TimerA include file
26
ln -s ../../../rtl/verilog/openmsp430/periph/omsp_timerA_defines.v    .
27
ln -s ../../../rtl/verilog/openmsp430/periph/omsp_timerA_undefines.v  .
28
 
29
 
30
# XFLOW
31
#---------------
32
xflow -p XC6SLX9-CSG324-2 -implement high_effort.opt                 \
33
                          -config    bitgen.opt                      \
34
                          -synth     ../scripts/xst_verilog.opt      \
35
                                     ../scripts/openMSP430_fpga.prj
36
 
37
# MANUAL FLOW
38
#---------------
39
 
40
#xst      -intstyle xflow    -ifn ../openMSP430_fpga.xst
41
 
42
#ngdbuild -p xc3s200-4-ft256 -uc  ../openMSP430_fpga.ucf openMSP430_fpga
43
 
44
#map -k 6 -detail -pr b openMSP430_fpga
45
 
46
#par -ol med -w openMSP430_fpga.ncd openMSP430_fpga
47
 
48
#trce -e -o openMSP430_fpga_err.twr openMSP430_fpga
49
#trce -v -o openMSP430_fpga_ver.twr openMSP430_fpga
50
 
51
#bitgen -w -g UserID:5555000 -g DonePipe:yes -g UnusedPin:Pullup openMSP430_fpga
52
 
53
 
54
cd ..
55
 
56
cp -f ./WORK/openMSP430_fpga.bit ./bitstreams/.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.