OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_avnet_lx9microbard/] [synthesis/] [xilinx/] [scripts/] [openMSP430_fpga.prj] - Blame information for rev 176

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 157 olivier.gi
//----------------------------------------------------------------------------
2
// Copyright (C) 2001 Authors
3
//
4
// This source file may be used and distributed without restriction provided
5
// that this copyright statement is not removed from the file and that any
6
// derivative work contains the original copyright notice and the associated
7
// disclaimer.
8
//
9
// This source file is free software; you can redistribute it and/or modify
10
// it under the terms of the GNU Lesser General Public License as published
11
// by the Free Software Foundation; either version 2.1 of the License, or
12
// (at your option) any later version.
13
//
14
// This source is distributed in the hope that it will be useful, but WITHOUT
15
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
16
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public
17
// License for more details.
18
//
19
// You should have received a copy of the GNU Lesser General Public License
20
// along with this source; if not, write to the Free Software Foundation,
21
// Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
22
//
23
//----------------------------------------------------------------------------
24
//
25
// *File Name: openMSP430_fpga.prj
26
//
27
// *Author(s):
28
//              - Olivier Girard,    olgirard@gmail.com
29
//
30
//----------------------------------------------------------------------------
31
// $Rev: 136 $
32
// $LastChangedBy: olivier.girard $
33
// $LastChangedDate: 2012-03-22 22:14:16 +0100 (Thu, 22 Mar 2012) $
34
//----------------------------------------------------------------------------
35
 
36
//=============================================================================
37
// FPGA Specific modules
38
//=============================================================================
39
 
40
`include "../../../rtl/verilog/openMSP430_fpga.v"
41
`include "../../../rtl/verilog/omsp_system_0.v"
42 167 olivier.gi
`include "../../../rtl/verilog/omsp_system_1.v"
43 157 olivier.gi
`include "../../../rtl/verilog/io_mux.v"
44
//`include "../../../rtl/verilog/driver_7segment.v"
45
`include "../../../rtl/verilog/omsp_uart.v"
46 167 olivier.gi
`include "../../../rtl/verilog/coregen/ram_16x1k_sp.v"
47
`include "../../../rtl/verilog/coregen/ram_16x1k_dp.v"
48
`include "../../../rtl/verilog/coregen/ram_16x8k_dp.v"
49 157 olivier.gi
`include "../../../rtl/verilog/coregen_chipscope/chipscope_ila.v"
50
`include "../../../rtl/verilog/coregen_chipscope/chipscope_icon.v"
51
 
52
//=============================================================================
53
// openMSP430
54
//=============================================================================
55
 
56
`include "../../../rtl/verilog/openmsp430/openMSP430.v"
57
`include "../../../rtl/verilog/openmsp430/omsp_frontend.v"
58
`include "../../../rtl/verilog/openmsp430/omsp_execution_unit.v"
59
`include "../../../rtl/verilog/openmsp430/omsp_register_file.v"
60
`include "../../../rtl/verilog/openmsp430/omsp_alu.v"
61
`include "../../../rtl/verilog/openmsp430/omsp_sfr.v"
62
`include "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v"
63
`include "../../../rtl/verilog/openmsp430/omsp_clock_module.v"
64
`include "../../../rtl/verilog/openmsp430/omsp_dbg.v"
65
`include "../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v"
66
`include "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v"
67
`include "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v"
68
`include "../../../rtl/verilog/openmsp430/omsp_watchdog.v"
69
`include "../../../rtl/verilog/openmsp430/omsp_multiplier.v"
70
`include "../../../rtl/verilog/openmsp430/omsp_sync_reset.v"
71
`include "../../../rtl/verilog/openmsp430/omsp_sync_cell.v"
72
`include "../../../rtl/verilog/openmsp430/omsp_scan_mux.v"
73
`include "../../../rtl/verilog/openmsp430/omsp_and_gate.v"
74
`include "../../../rtl/verilog/openmsp430/omsp_wakeup_cell.v"
75
`include "../../../rtl/verilog/openmsp430/omsp_clock_gate.v"
76
`include "../../../rtl/verilog/openmsp430/omsp_clock_mux.v"
77
`include "../../../rtl/verilog/openmsp430/periph/omsp_gpio.v"
78
`include "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.