OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_avnet_lx9microbard/] [synthesis/] [xilinx/] [scripts/] [openMSP430_fpga.ucf] - Blame information for rev 198

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 157 olivier.gi 
# ----------------------------------------------------------------------------
2 
#     _____
3 
#    /     \
4 
#   /____   \____
5 
#  / \===\   \==/
6 
# /___\===\___\/  AVNET Design Resource Center
7 
#      \======/         www.em.avnet.com/s6microboard
8 
#       \====/
9 
# ----------------------------------------------------------------------------
10 
#
11 
#  Created With Avnet UCF Generator V0.3.0
12 
#     Date: Friday, November 12, 2010
13 
#     Time: 4:11:53 PM
14 
#
15 
#  Updates
16 
#     4 Jan 2011 -- added DIPs; changed IOSTANDARD for LEDs and LPDDR
17 
#        11 Jan 2011 -- Changed IOSTANDARD for DIPs to LVCMOS33.
18 
#                                   Replaced '#' on the end of net names with '_n'
19 
#    14 Jan 2011 -- Added I2C for CDCE913 clock chip
20 
#                   Added formatting and section breaks
21 
#    27 Jan 2011 -- Updated URL for PMODs
22 
#    04 Aug 2011 -- Renaming USER_RESET_N to USER_RESET since it is not low-enabled;
23 
#                   Added extra comment on Ethernet PHY RXD pull-ups
24 
#                   Removed extraneous quote mark in I2C port syntax
25 
#
26 
#  This design is the property of Avnet.  Publication of this
27 
#  design is not authorized without written consent from Avnet.
28 
#
29 
#  Please direct any questions to:
30 
#     Avnet Technical Forums
31 
#     http://community.em.avnet.com/t5/Spartan-6-LX9-MicroBoard/bd-p/Spartan-6LX9MicroBoard
32 
#
33 
#     Avnet Centralized Technical Support
34 
#     Centralized-Support@avnet.com
35 
#     1-800-422-9023
36 
#
37 
#  Disclaimer:
38 
#     Avnet, Inc. makes no warranty for the use of this code or design.
39 
#     This code is provided  "As Is". Avnet, Inc assumes no responsibility for
40 
#     any errors, which may appear in this code, nor does it make a commitment
41 
#     to update the information contained herein. Avnet, Inc specifically
42 
#     disclaims any implied warranties of fitness for a particular purpose.
43 
#                      Copyright(c) 2011 Avnet, Inc.
44 
#                              All rights reserved.
45 
#
46 
# ----------------------------------------------------------------------------
47 
 
48 
############################################################################
49 
# PROGRAM MEMORY PLACEMENT
50 
############################################################################
51 
 
52 
# ROM Block Assignments
53 167 olivier.gi 
INST "ram_16x8k_dp_pmem_shared/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"  LOC = "RAMB16_X0Y18";
54 
INST "ram_16x8k_dp_pmem_shared/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"  LOC = "RAMB16_X0Y10";
55 
INST "ram_16x8k_dp_pmem_shared/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"  LOC = "RAMB16_X0Y24";
56 
INST "ram_16x8k_dp_pmem_shared/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"  LOC = "RAMB16_X0Y16";
57 
INST "ram_16x8k_dp_pmem_shared/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"  LOC = "RAMB16_X0Y22";
58 
INST "ram_16x8k_dp_pmem_shared/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"  LOC = "RAMB16_X0Y14";
59 
INST "ram_16x8k_dp_pmem_shared/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"  LOC = "RAMB16_X0Y20";
60 
INST "ram_16x8k_dp_pmem_shared/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"  LOC = "RAMB16_X0Y12";
61 157 olivier.gi 
 
62 
 
63 
############################################################################
64 
# VCC AUX VOLTAGE
65 
############################################################################
66 
CONFIG VCCAUX=3.3;
67 
 
68 
############################################################################
69 
# User Reset Push Button
70 
#   Ignore the timing for this signal
71 
#   Internal pull-down required since external resistor is not populated
72 
############################################################################
73 
NET USER_RESET      LOC = V4  | IOSTANDARD = LVCMOS33 | PULLDOWN;    # "USER_RESET"
74 
NET USER_RESET      TIG;
75 
 
76 
############################################################################
77 
# Micron N25Q128 SPI Flash
78 
#   This is a Multi-I/O Flash.  Several pins have dual purposes
79 
#   depending on the mode.
80 
############################################################################
81 
NET SPI_SCK           LOC = R15 | IOSTANDARD = LVCMOS33;               # "CCLK"
82 
NET SPI_CS_n          LOC = V3  | IOSTANDARD = LVCMOS33;               # "SPI_CS#"
83 
NET SPI_MOSI_MISO0    LOC = T13 | IOSTANDARD = LVCMOS33;               # "MOSI_MISO0"
84 
NET SPI_MISO_MISO1    LOC = R13 | IOSTANDARD = LVCMOS33;               # "D0_DIN_MISO_MISO1"
85 
NET SPI_Wn_MISO2      LOC = T14 | IOSTANDARD = LVCMOS33;               # "D1_MISO2"
86 
NET SPI_HOLDn_MISO3   LOC = V14 | IOSTANDARD = LVCMOS33;               # "D2_MISO3"
87 
 
88 
############################################################################
89 
# Texas Instruments CDCE913 Triple-Output PLL Clock Chip
90 
#   Y1: 40 MHz, USER_CLOCK can be used as external configuration clock
91 
#   Y2: 66.667 MHz
92 
#   Y3: 100 MHz
93 
############################################################################
94 
NET USER_CLOCK        LOC = V10 | IOSTANDARD = LVCMOS33;               # "USER_CLOCK"
95 
NET CLOCK_Y2          LOC = K15 | IOSTANDARD = LVCMOS33;               # "CLOCK_Y2"
96 
NET CLOCK_Y3          LOC = C10 | IOSTANDARD = LVCMOS33;               # "CLOCK_Y3"
97 
 
98 
NET USER_CLOCK TNM_NET = USER_CLOCK;
99 
TIMESPEC TS_USER_CLOCK = PERIOD USER_CLOCK 40000 kHz;
100 
#NET CLOCK_Y2 TNM_NET = CLOCK_Y2;
101 
#TIMESPEC TS_CLOCK_Y2 = PERIOD CLOCK_Y2 66666.7 kHz;
102 
#NET CLOCK_Y3 TNM_NET = CLOCK_Y3;
103 
#TIMESPEC TS_CLOCK_Y3 = PERIOD CLOCK_Y3 100000 kHz;
104 
 
105 
############################################################################
106 
# The following oscillator is not populated in production but the footprint
107 
# is compatible with the Maxim DS1088LU
108 
############################################################################
109 
NET BACKUP_CLK        LOC = R8  | IOSTANDARD = LVCMOS33;               # "MAIN_CLK"
110 
 
111 
############################################################################
112 
# User DIP Switch x4
113 
#   Internal pull-down required since external resistor is not populated
114 
############################################################################
115 
NET GPIO_DIP1         LOC = B3  | IOSTANDARD = LVCMOS33 | PULLDOWN;    # "GPIO_DIP1"
116 
NET GPIO_DIP2         LOC = A3  | IOSTANDARD = LVCMOS33 | PULLDOWN;    # "GPIO_DIP2"
117 
NET GPIO_DIP3         LOC = B4  | IOSTANDARD = LVCMOS33 | PULLDOWN;    # "GPIO_DIP3"
118 
NET GPIO_DIP4         LOC = A4  | IOSTANDARD = LVCMOS33 | PULLDOWN;    # "GPIO_DIP4"
119 
 
120 
############################################################################
121 
# User LEDs
122 
############################################################################
123 
NET GPIO_LED1         LOC = P4  | IOSTANDARD = LVCMOS18;               # "GPIO_LED1"
124 
NET GPIO_LED2         LOC = L6  | IOSTANDARD = LVCMOS18;               # "GPIO_LED2"
125 
NET GPIO_LED3         LOC = F5  | IOSTANDARD = LVCMOS18;               # "GPIO_LED3"
126 
NET GPIO_LED4         LOC = C2  | IOSTANDARD = LVCMOS18;               # "GPIO_LED4"
127 
 
128 
############################################################################
129 
# Silicon Labs CP2102 USB-to-UART Bridge Chip
130 
############################################################################
131 
NET USB_RS232_RXD     LOC = R7  | IOSTANDARD = LVCMOS33;               # "USB_RS232_RXD"
132 
NET USB_RS232_TXD     LOC = T7  | IOSTANDARD = LVCMOS33;               # "USB_RS232_TXD"
133 
 
134 
############################################################################
135 
# Texas Instruments CDCE913 programming port
136 
#   Internal pull-ups required since external resistors are not populated
137 
############################################################################
138 
NET SCL               LOC=P12   | IOSTANDARD = LVCMOS33 | PULLUP;    # "SCL"
139 
NET SDA               LOC=U13   | IOSTANDARD = LVCMOS33 | PULLUP;    # "SDA"
140 
 
141 
############################################################################
142 
# Micron MT46H32M16LFBF-5 LPDDR
143 
############################################################################
144 
CONFIG MCB_PERFORMANCE= STANDARD;
145 
# Addresses
146 
NET LPDDR_A0          LOC = J7  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A0"
147 
NET LPDDR_A1          LOC = J6  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A1"
148 
NET LPDDR_A2          LOC = H5  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A2"
149 
NET LPDDR_A3          LOC = L7  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A3"
150 
NET LPDDR_A4          LOC = F3  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A4"
151 
NET LPDDR_A5          LOC = H4  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A5"
152 
NET LPDDR_A6          LOC = H3  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A6"
153 
NET LPDDR_A7          LOC = H6  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A7"
154 
NET LPDDR_A8          LOC = D2  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A8"
155 
NET LPDDR_A9          LOC = D1  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A9"
156 
NET LPDDR_A10         LOC = F4  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A10"
157 
NET LPDDR_A11         LOC = D3  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A11"
158 
NET LPDDR_A12         LOC = G6  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_A12"
159 
NET LPDDR_BA0         LOC = F2  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_BA0"
160 
NET LPDDR_BA1         LOC = F1  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_BA1"
161 
# Data
162 
NET LPDDR_DQ0         LOC = L2  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ0"
163 
NET LPDDR_DQ1         LOC = L1  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ1"
164 
NET LPDDR_DQ2         LOC = K2  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ2"
165 
NET LPDDR_DQ3         LOC = K1  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ3"
166 
NET LPDDR_DQ4         LOC = H2  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ4"
167 
NET LPDDR_DQ5         LOC = H1  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ5"
168 
NET LPDDR_DQ6         LOC = J3  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ6"
169 
NET LPDDR_DQ7         LOC = J1  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ7"
170 
NET LPDDR_DQ8         LOC = M3  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ8"
171 
NET LPDDR_DQ9         LOC = M1  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ9"
172 
NET LPDDR_DQ10        LOC = N2  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ10"
173 
NET LPDDR_DQ11        LOC = N1  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ11"
174 
NET LPDDR_DQ12        LOC = T2  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ12"
175 
NET LPDDR_DQ13        LOC = T1  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ13"
176 
NET LPDDR_DQ14        LOC = U2  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ14"
177 
NET LPDDR_DQ15        LOC = U1  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_DQ15"
178 
NET LPDDR_LDM         LOC = K3  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_LDM"
179 
NET LPDDR_UDM         LOC = K4  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_UDM"
180 
NET LPDDR_LDQS        LOC = L4  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_LDQS"
181 
NET LPDDR_UDQS        LOC = P2  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_UDQS"
182 
# Clock
183 
NET LPDDR_CK_N        LOC = G1  | IOSTANDARD = DIFF_MOBILE_DDR;        # "LPDDR_CK_N"
184 
NET LPDDR_CK_P        LOC = G3  | IOSTANDARD = DIFF_MOBILE_DDR;        # "LPDDR_CK_P"
185 
NET LPDDR_CKE         LOC = H7  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_CKE"
186 
# Control
187 
NET LPDDR_CAS_n       LOC = K5  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_CAS#"
188 
NET LPDDR_RAS_n       LOC = L5  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_RAS#"
189 
NET LPDDR_WE_n        LOC = E3  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_WE#"
190 
NET LPDDR_RZQ         LOC = N4  | IOSTANDARD = MOBILE_DDR;             # "LPDDR_RZQ"
191 
############################################################################
192 
# All the IO resources in an IO tile which contains DQSP/UDQSP are used
193 
# irrespective of a single-ended or differential DQS design. Any signal that
194 
# is connected to the free pin of the same IO tile in a single-ended design
195 
# will be unrouted. Hence, the IOB cannot used as general pupose IO.
196 
############################################################################
197 
CONFIG PROHIBIT = P1,L3;
198 
 
199 
############################################################################
200 
# National Semiconductor DP83848J 10/100 Ethernet PHY
201 
#   Pull-ups on RXD are necessary to set the PHY AD to 11110b.
202 
#   Must keep the PHY from defaulting to PHY AD = 00000b
203 
#   because this is Isolate Mode
204 
############################################################################
205 
NET ETH_COL           LOC = M18 | IOSTANDARD = LVCMOS33 | PULLDOWN;    # "ETH_COL"
206 
NET ETH_CRS           LOC = N17 | IOSTANDARD = LVCMOS33 | PULLDOWN;    # "ETH_CRS"
207 
NET ETH_MDC           LOC = M16 | IOSTANDARD = LVCMOS33;               # "ETH_MDC"
208 
NET ETH_MDIO          LOC = L18 | IOSTANDARD = LVCMOS33;               # "ETH_MDIO"
209 
NET ETH_RESET_n       LOC = T18 | IOSTANDARD = LVCMOS33 | TIG;         # "ETH_RESET#"
210 
NET ETH_RX_CLK        LOC = L15 | IOSTANDARD = LVCMOS33;               # "ETH_RX_CLK"
211 
NET ETH_RX_D0         LOC = T17 | IOSTANDARD = LVCMOS33 | PULLUP;      # "ETH_RX_D0"
212 
NET ETH_RX_D1         LOC = N16 | IOSTANDARD = LVCMOS33 | PULLUP;      # "ETH_RX_D1"
213 
NET ETH_RX_D2         LOC = N15 | IOSTANDARD = LVCMOS33 | PULLUP;      # "ETH_RX_D2"
214 
NET ETH_RX_D3         LOC = P18 | IOSTANDARD = LVCMOS33 | PULLUP;      # "ETH_RX_D3"
215 
NET ETH_RX_DV         LOC = P17 | IOSTANDARD = LVCMOS33;               # "ETH_RX_DV"
216 
NET ETH_RX_ER         LOC = N18 | IOSTANDARD = LVCMOS33;               # "ETH_RX_ER"
217 
NET ETH_TX_CLK        LOC = H17 | IOSTANDARD = LVCMOS33;               # "ETH_TX_CLK"
218 
NET ETH_TX_D0         LOC = K18 | IOSTANDARD = LVCMOS33;               # "ETH_TX_D0"
219 
NET ETH_TX_D1         LOC = K17 | IOSTANDARD = LVCMOS33;               # "ETH_TX_D1"
220 
NET ETH_TX_D2         LOC = J18 | IOSTANDARD = LVCMOS33;               # "ETH_TX_D2"
221 
NET ETH_TX_D3         LOC = J16 | IOSTANDARD = LVCMOS33;               # "ETH_TX_D3"
222 
NET ETH_TX_EN         LOC = L17 | IOSTANDARD = LVCMOS33;               # "ETH_TX_EN"
223 
 
224 
############################################################################
225 
# Peripheral Modules and GPIO
226 
#   Peripheral Modules (PMODs) were invented by Digilent Inc. as small,
227 
#   inexpensive add-on boards for FPGA development boards. With costs
228 
#   starting as low as $10, PMODs allow you to add a number of capabilities
229 
#   to your board, including A/D, D/A, Wireless Radio, SD Card, 2x16
230 
#   Character LCD and a variety of LEDs, switches, and headers. See the
231 
#   complete library of Digilent PMODs at
232 
#     https://www.digilentinc.com/PMODs
233 
############################################################################
234 
# Connector J5
235 
NET PMOD1_P1          LOC = F15 | IOSTANDARD = LVCMOS33;               # "PMOD1_P1"
236 
NET PMOD1_P2          LOC = F16 | IOSTANDARD = LVCMOS33;               # "PMOD1_P2"
237 
NET PMOD1_P3          LOC = C17 | IOSTANDARD = I2C | PULLUP;           # "PMOD1_P3"
238 
NET PMOD1_P4          LOC = C18 | IOSTANDARD = I2C | PULLUP;           # "PMOD1_P4"
239 
NET PMOD1_P7          LOC = F14 | IOSTANDARD = LVCMOS33;               # "PMOD1_P7"
240 
NET PMOD1_P8          LOC = G14 | IOSTANDARD = LVCMOS33;               # "PMOD1_P8"
241 
NET PMOD1_P9          LOC = D17 | IOSTANDARD = LVCMOS33;               # "PMOD1_P9"
242 
NET PMOD1_P10         LOC = D18 | IOSTANDARD = LVCMOS33;               # "PMOD1_P10"
243 
 
244 
# Connector J4
245 
NET PMOD2_P1          LOC = H12 | IOSTANDARD = LVCMOS33;               # "PMOD2_P1"
246 
NET PMOD2_P2          LOC = G13 | IOSTANDARD = LVCMOS33;               # "PMOD2_P2"
247 
NET PMOD2_P3          LOC = E16 | IOSTANDARD = LVCMOS33;               # "PMOD2_P3"
248 
NET PMOD2_P4          LOC = E18 | IOSTANDARD = LVCMOS33;               # "PMOD2_P4"
249 
NET PMOD2_P7          LOC = K12 | IOSTANDARD = LVCMOS33;               # "PMOD2_P7"
250 
NET PMOD2_P8          LOC = K13 | IOSTANDARD = LVCMOS33;               # "PMOD2_P8"
251 
NET PMOD2_P9          LOC = F17 | IOSTANDARD = LVCMOS33;               # "PMOD2_P9"
252 
NET PMOD2_P10         LOC = F18 | IOSTANDARD = LVCMOS33;               # "PMOD2_P10"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.