OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_avnet_lx9microbard/] [synthesis/] [xilinx/] [scripts/] [xst_verilog.opt] - Blame information for rev 161

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 157 olivier.gi
FLOWTYPE = FPGA_SYNTHESIS;
2
#########################################################
3
## Filename: xst_verilog.opt
4
##
5
## Verilog Option File for XST targeted for speed
6
## This works for FPGA devices.
7
##
8
## Version: 13.1
9
## $Header: /devl/xcs/repo/env/Jobs/Xflow/data/optionfiles/fpga_xst_verilog_speed.opt,v 1.15.4.1 2011/01/11 22:40:31 rvklair Exp $
10
#########################################################
11
#
12
# Options for XST
13
#
14
#
15
Program xst
16
-ifn _xst.scr;            # input XST script file
17
-ofn _xst.log;            # output XST log file
18
-intstyle xflow;                  # Message Reporting Style: ise, xflow, or silent
19
#
20
# The options listed under ParamFile are the XST Properties that can be set by the
21
# user. To turn on an option, uncomment by removing the '#' in front of the switch.
22
#
23
ParamFile: _xst.scr
24
"run";
25
 
26
#
27
# Global Synthesis Options
28
#
29
"-ifn ";             # Input/Project File Name
30
"-ifmt Verilog";                  # Input Format
31
"-ofn ";                  # Output File Name
32
"-ofmt ngc";                      # Output File Format
33
"-p ";                  # Target Device
34
"-opt_level 1";                   # Optimization Effort Criteria
35
                                  # 1 (Normal) or 2 (High)
36
 
37
"-top       openMSP430_fpga";
38
"-vlgincdir ../../../rtl/verilog/openmsp430/";
39
 
40
"-opt_mode SPEED";                # Optimization Criteria
41
                                  # AREA or SPEED
42
End ParamFile
43
End Program xst
44
#
45
# See XST USER Guide Chapter 8 (Command Line Mode) for all XST options
46
#
47
 
48
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.