OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_diligent_s3board/] [rtl/] [verilog/] [coregen/] [coregen.log] - Blame information for rev 28

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 olivier.gi
Welcome to Xilinx CORE Generator.
2
Opened project file
3
/home/pitchu/Projects/verilog/openMSP430/fpga/diligent_s3board/rtl/verilog/coreg
4
en/coregen.cgp.
5
Customizing IP...
6
 WARNING! Program tries to unlock a connection without having acquired
7
        a lock first, which indicates a programming error.
8
        There will be no further warnings about this issue.
9
libxcb: WARNING! Program tries to lock an already locked connection,
10
        which indicates a programming error.
11
        There will be no further warnings about this issue.
12
Finished Customizing.
13
Generating IP...
14
 WARNING! Program tries to unlock a connection without having acquired
15
        a lock first, which indicates a programming error.
16
        There will be no further warnings about this issue.
17
libxcb: WARNING! Program tries to lock an already locked connection,
18
        which indicates a programming error.
19
        There will be no further warnings about this issue.
20
Generating Implementation files.
21
Generating ISE symbol file...
22
Generating NGC file.
23
Finished Generating.
24
Successfully generated rom_8x2k_hi.
25
Customizing IP...
26
Finished Customizing.
27
Generating IP...
28
 WARNING! Program tries to unlock a connection without having acquired
29
        a lock first, which indicates a programming error.
30
        There will be no further warnings about this issue.
31
libxcb: WARNING! Program tries to lock an already locked connection,
32
        which indicates a programming error.
33
        There will be no further warnings about this issue.
34
Generating Implementation files.
35
Generating ISE symbol file...
36
Generating NGC file.
37
Finished Generating.
38
Successfully generated rom_8x2k_lo.
39
Closed project file.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.