OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_diligent_s3board/] [rtl/] [verilog/] [coregen/] [ram_8x512_hi.sym] - Blame information for rev 227

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 olivier.gi
VERSION 5
2
BEGIN SYMBOL ram_8x512_hi
3
SYMBOLTYPE BLOCK
4
TIMESTAMP 2009 4 6 14 52 20
5
SYMPIN 0 48 Input addr[8:0]
6
SYMPIN 0 80 Input din[7:0]
7
SYMPIN 0 112 Input we
8
SYMPIN 0 144 Input en
9
SYMPIN 0 240 Input clk
10
SYMPIN 352 48 Output dout[7:0]
11
RECTANGLE N 32 0 320 272
12
BEGIN DISPLAY 36 48 PIN addr[8:0] ATTR PinName
13
    FONT 24 "Arial"
14
END DISPLAY
15
BEGIN LINE W 0 48 32 48
16
END LINE
17
BEGIN DISPLAY 36 80 PIN din[7:0] ATTR PinName
18
    FONT 24 "Arial"
19
END DISPLAY
20
BEGIN LINE W 0 80 32 80
21
END LINE
22
BEGIN DISPLAY 36 112 PIN we ATTR PinName
23
    FONT 24 "Arial"
24
END DISPLAY
25
LINE N 0 112 32 112
26
BEGIN DISPLAY 36 144 PIN en ATTR PinName
27
    FONT 24 "Arial"
28
END DISPLAY
29
LINE N 0 144 32 144
30
BEGIN DISPLAY 36 240 PIN clk ATTR PinName
31
    FONT 24 "Arial"
32
END DISPLAY
33
LINE N 0 240 32 240
34
BEGIN DISPLAY 316 48 PIN dout[7:0] ATTR PinName
35
    ALIGNMENT RIGHT
36
    FONT 24 "Arial"
37
END DISPLAY
38
BEGIN LINE W 320 48 352 48
39
END LINE
40
END SYMBOL

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.