OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_diligent_s3board/] [rtl/] [verilog/] [coregen/] [ram_8x512_hi.xco] - Blame information for rev 227

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 olivier.gi
##############################################################
2
#
3
# Xilinx Core Generator version K.31
4
# Date: Mon Apr  6 14:52:29 2009
5
#
6
##############################################################
7
#
8
#  This file contains the customisation parameters for a
9
#  Xilinx CORE Generator IP GUI. It is strongly recommended
10
#  that you do not manually alter this file as it may cause
11
#  unexpected and unsupported behavior.
12
#
13
##############################################################
14
#
15
# BEGIN Project Options
16
SET addpads = False
17
SET asysymbol = True
18
SET busformat = BusFormatAngleBracketNotRipped
19
SET createndf = False
20
SET designentry = Verilog
21
SET device = xc3s200
22
SET devicefamily = spartan3
23
SET flowvendor = Foundation_iSE
24
SET formalverification = False
25
SET foundationsym = False
26
SET implementationfiletype = Ngc
27
SET package = ft256
28
SET removerpms = False
29
SET simulationfiles = Behavioral
30
SET speedgrade = -4
31
SET verilogsim = True
32
SET vhdlsim = False
33
# END Project Options
34
# BEGIN Select
35
SELECT Single_Port_Block_Memory family Xilinx,_Inc. 6.2
36
# END Select
37
# BEGIN Parameters
38
CSET active_clock_edge=Rising_Edge_Triggered
39
CSET additional_output_pipe_stages=0
40
CSET component_name=ram_8x512_hi
41
CSET depth=512
42
CSET disable_warning_messages=true
43
CSET enable_pin=true
44
CSET enable_pin_polarity=Active_Low
45
CSET global_init_value=0
46
CSET handshaking_pins=false
47
CSET has_limit_data_pitch=false
48
CSET init_pin=false
49
CSET init_value=0
50
CSET initialization_pin_polarity=Active_High
51
CSET limit_data_pitch=18
52
CSET load_init_file=false
53
CSET port_configuration=Read_And_Write
54
CSET primitive_selection=Optimize_For_Area
55
CSET register_inputs=false
56
CSET select_primitive=16kx1
57
CSET width=8
58
CSET write_enable_polarity=Active_Low
59
CSET write_mode=Read_After_Write
60
# END Parameters
61
GENERATE
62
# CRC: 14e27e11
63
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.