OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_diligent_s3board/] [rtl/] [verilog/] [coregen/] [ram_8x512_hi_flist.txt] - Blame information for rev 28

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 olivier.gi
# Output products list for 
2
ram_8x512_hi.asy
3
ram_8x512_hi.ngc
4
ram_8x512_hi.sym
5
ram_8x512_hi.v
6
ram_8x512_hi.veo
7
ram_8x512_hi.xco
8
ram_8x512_hi_flist.txt
9
ram_8x512_hi_xmdf.tcl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.