OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_diligent_s3board/] [sim/] [rtl_sim/] [bin/] [rtlsim.sh] - Blame information for rev 73

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 73 olivier.gi
#!/bin/bash
2 2 olivier.gi
#------------------------------------------------------------------------------
3
# Copyright (C) 2001 Authors
4
#
5
# This source file may be used and distributed without restriction provided
6
# that this copyright statement is not removed from the file and that any
7
# derivative work contains the original copyright notice and the associated
8
# disclaimer.
9
#
10
# This source file is free software; you can redistribute it and/or modify
11
# it under the terms of the GNU Lesser General Public License as published
12
# by the Free Software Foundation; either version 2.1 of the License, or
13
# (at your option) any later version.
14
#
15
# This source is distributed in the hope that it will be useful, but WITHOUT
16
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
# FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public
18
# License for more details.
19
#
20
# You should have received a copy of the GNU Lesser General Public License
21
# along with this source; if not, write to the Free Software Foundation,
22
# Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
23
#
24
#------------------------------------------------------------------------------
25
#
26
# File Name: rtlsim.sh
27
#
28 16 olivier.gi
# Author(s):
29
#             - Olivier Girard,    olgirard@gmail.com
30
#
31 2 olivier.gi
#------------------------------------------------------------------------------
32 16 olivier.gi
# $Rev: 73 $
33
# $LastChangedBy: olivier.girard $
34
# $LastChangedDate: 2010-08-03 21:26:39 +0200 (Tue, 03 Aug 2010) $
35
#------------------------------------------------------------------------------
36 2 olivier.gi
 
37
###############################################################################
38
#                            Parameter Check                                  #
39
###############################################################################
40
EXPECTED_ARGS=3
41
if [ $# -ne $EXPECTED_ARGS ]; then
42
  echo "ERROR    : wrong number of arguments"
43 37 olivier.gi
  echo "USAGE    : rtlsim.sh <verilog stimulus file> <memory file> <submit file>"
44
  echo "Example  : rtlsim.sh ./stimulus.v            pmem.mem    ../src/submit.f"
45 2 olivier.gi
  exit 1
46
fi
47
 
48
 
49
###############################################################################
50
#                     Check if the required files exist                       #
51
###############################################################################
52
 
53
if [ ! -e $1 ]; then
54
    echo "Verilog stimulus file $1 doesn't exist"
55
    exit 1
56
fi
57
if [ ! -e $2 ]; then
58 37 olivier.gi
    echo "Memory file $2 doesn't exist"
59 2 olivier.gi
    exit 1
60
fi
61
if [ ! -e $3 ]; then
62
    echo "Verilog submit file $3 doesn't exist"
63
    exit 1
64
fi
65
 
66
 
67
###############################################################################
68
#                         Start verilog simulation                            #
69
###############################################################################
70
rm -rf simv
71
iverilog -o simv -c $3
72
./simv

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.