OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_diligent_s3board/] [synthesis/] [xilinx/] [scripts/] [openMSP430_fpga.ucf] - Blame information for rev 222

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 16 olivier.gi 
#=============================================================================
2 
# Copyright (C) 2001 Authors
3 
#
4 
# This source file may be used and distributed without restriction provided
5 
# that this copyright statement is not removed from the file and that any
6 
# derivative work contains the original copyright notice and the associated
7 
# disclaimer.
8 
#
9 
# This source file is free software; you can redistribute it and/or modify
10 
# it under the terms of the GNU Lesser General Public License as published
11 
# by the Free Software Foundation; either version 2.1 of the License, or
12 
# (at your option) any later version.
13 
#
14 
# This source is distributed in the hope that it will be useful, but WITHOUT
15 
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
16 
# FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public
17 
# License for more details.
18 
#
19 
# You should have received a copy of the GNU Lesser General Public License
20 
# along with this source; if not, write to the Free Software Foundation,
21 
# Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
22 
#
23 
#-----------------------------------------------------------------------------
24 
#
25 26 olivier.gi 
# File Name: openMSP430_fpga.ucf
26 16 olivier.gi 
#
27 
# Author(s):
28 
#             - Olivier Girard,    olgirard@gmail.com
29 
#
30 
#-----------------------------------------------------------------------------
31 
# $Rev: 153 $
32 
# $LastChangedBy: olivier.girard $
33 
# $LastChangedDate: 2012-08-22 00:27:18 +0200 (Wed, 22 Aug 2012) $
34 
#=============================================================================
35 
 
36 2 olivier.gi 
#-----------------------------------------------------------------------------#
37 
# Clock configuration & ROM Block Assignments                                 #
38 
#-----------------------------------------------------------------------------#
39 
 
40 
# CLOCKS Definition
41 
NET "CLK_50MHz" PERIOD = 20 nS LOW 10.0 nS;
42 
#NET "dcm_clk"  PERIOD = 50 nS LOW 25.0 nS;
43 
#NET "clk_sys"  PERIOD = 50 nS LOW 25.0 nS;
44 
NET "dcm_clk"  PERIOD = 40 nS LOW 20.0 nS;
45 
NET "clk_sys"  PERIOD = 40 nS LOW 20.0 nS;
46 
 
47 
 
48 
# DCM Configuration
49 
#INST dcm_adv_clk_main CLKFX_DIVIDE          = 5;
50 
#INST dcm_adv_clk_main CLKFX_MULTIPLY        = 2;
51 
#INST dcm_adv_clk_main CLK_FEEDBACK          = NONE;
52 
#INST dcm_adv_clk_main CLKDV_DIVIDE          = 2.5;
53 
#INST dcm_adv_clk_main CLKIN_DIVIDE_BY_2     = FALSE;
54 
#INST dcm_adv_clk_main CLKIN_PERIOD          = 20.000000;
55 
#INST dcm_adv_clk_main CLKOUT_PHASE_SHIFT    = NONE;
56 
#INST dcm_adv_clk_main DESKEW_ADJUST         = SYSTEM_SYNCHRONOUS;
57 
#INST dcm_adv_clk_main DFS_FREQUENCY_MODE    = LOW;
58 
#INST dcm_adv_clk_main DLL_FREQUENCY_MODE    = LOW;
59 
#INST dcm_adv_clk_main DUTY_CYCLE_CORRECTION = TRUE;
60 
#INST dcm_adv_clk_main FACTORY_JF            = C080;
61 
#INST dcm_adv_clk_main PHASE_SHIFT           = 0;
62 
#INST dcm_adv_clk_main STARTUP_WAIT          = FALSE;
63 
INST dcm_adv_clk_main CLK_FEEDBACK = 1X;
64 
INST dcm_adv_clk_main CLKDV_DIVIDE = 2.5;
65 
INST dcm_adv_clk_main CLKFX_DIVIDE = 1;
66 
INST dcm_adv_clk_main CLKFX_MULTIPLY = 4;
67 
INST dcm_adv_clk_main CLKIN_DIVIDE_BY_2 = FALSE;
68 
INST dcm_adv_clk_main CLKIN_PERIOD = 20.000;
69 
INST dcm_adv_clk_main CLKOUT_PHASE_SHIFT = NONE;
70 
INST dcm_adv_clk_main DESKEW_ADJUST = SYSTEM_SYNCHRONOUS;
71 
INST dcm_adv_clk_main DFS_FREQUENCY_MODE = LOW;
72 
INST dcm_adv_clk_main DLL_FREQUENCY_MODE = LOW;
73 
INST dcm_adv_clk_main DUTY_CYCLE_CORRECTION = TRUE;
74 
INST dcm_adv_clk_main FACTORY_JF = 8080;
75 
INST dcm_adv_clk_main PHASE_SHIFT = 0;
76 
INST dcm_adv_clk_main STARTUP_WAIT = FALSE;
77 
 
78 
 
79 
# ROM Block Assignments
80 
INST "rom_8x2k_hi_0/B8"  LOC = "RAMB16_X1Y2";
81 
INST "rom_8x2k_lo_0/B8"  LOC = "RAMB16_X1Y1";
82 
 
83 
# RAM Block Assignments
84 
INST "ram_8x512_hi_0/B8" LOC = "RAMB16_X1Y4";
85 
INST "ram_8x512_lo_0/B8" LOC = "RAMB16_X1Y3";
86 
 
87 
 
88 
#-----------------------------------------------------------------------------#
89 
# Clock Sources                                                               #
90 
#-----------------------------------------------------------------------------#
91 
 
92 
NET "CLK_50MHz"   LOC = "T9"     |     IOSTANDARD = LVCMOS33 ;   // Input
93 
NET "CLK_SOCKET"  LOC = "D9"     |     IOSTANDARD = LVCMOS33 ;   // Input
94 
 
95 
 
96 
#-----------------------------------------------------------------------------#
97 
# Switches and LEDs                                                           #
98 
#-----------------------------------------------------------------------------#
99 
 
100 
# Slide Switches
101 
NET "SW7"         LOC = "K13"    |     IOSTANDARD = LVCMOS33 ;   // Input
102 
NET "SW6"         LOC = "K14"    |     IOSTANDARD = LVCMOS33 ;   // Input
103 
NET "SW5"         LOC = "J13"    |     IOSTANDARD = LVCMOS33 ;   // Input
104 
NET "SW4"         LOC = "J14"    |     IOSTANDARD = LVCMOS33 ;   // Input
105 
NET "SW3"         LOC = "H13"    |     IOSTANDARD = LVCMOS33 ;   // Input
106 
NET "SW2"         LOC = "H14"    |     IOSTANDARD = LVCMOS33 ;   // Input
107 
NET "SW1"         LOC = "G12"    |     IOSTANDARD = LVCMOS33 ;   // Input
108 
NET "SW0"         LOC = "F12"    |     IOSTANDARD = LVCMOS33 ;   // Input
109 
 
110 
# Push Button Switches
111 
NET "BTN3"        LOC = "L14"    |     IOSTANDARD = LVCMOS33 ;   // Input
112 
NET "BTN2"        LOC = "L13"    |     IOSTANDARD = LVCMOS33 ;   // Input
113 
NET "BTN1"        LOC = "M14"    |     IOSTANDARD = LVCMOS33 ;   // Input
114 
NET "BTN0"        LOC = "M13"    |     IOSTANDARD = LVCMOS33 ;   // Input
115 
 
116 
# LEDs
117 
NET "LED7"        LOC = "P11"    |     IOSTANDARD = LVCMOS33 ;   // Output
118 
NET "LED6"        LOC = "P12"    |     IOSTANDARD = LVCMOS33 ;   // Output
119 
NET "LED5"        LOC = "N12"    |     IOSTANDARD = LVCMOS33 ;   // Output
120 
NET "LED4"        LOC = "P13"    |     IOSTANDARD = LVCMOS33 ;   // Output
121 
NET "LED3"        LOC = "N14"    |     IOSTANDARD = LVCMOS33 ;   // Output
122 
NET "LED2"        LOC = "L12"    |     IOSTANDARD = LVCMOS33 ;   // Output
123 
NET "LED1"        LOC = "P14"    |     IOSTANDARD = LVCMOS33 ;   // Output
124 
NET "LED0"        LOC = "K12"    |     IOSTANDARD = LVCMOS33 ;   // Output
125 
 
126 
 
127 
#-----------------------------------------------------------------------------#
128 
# Four-Sigit, Seven-Segment LED Display                                       #
129 
#-----------------------------------------------------------------------------#
130 
 
131 
NET "SEG_A"       LOC = "E14"    |     IOSTANDARD = LVCMOS33 ;   // Output
132 
NET "SEG_B"       LOC = "G13"    |     IOSTANDARD = LVCMOS33 ;   // Output
133 
NET "SEG_C"       LOC = "N15"    |     IOSTANDARD = LVCMOS33 ;   // Output
134 
NET "SEG_D"       LOC = "P15"    |     IOSTANDARD = LVCMOS33 ;   // Output
135 
NET "SEG_E"       LOC = "R16"    |     IOSTANDARD = LVCMOS33 ;   // Output
136 
NET "SEG_F"       LOC = "F13"    |     IOSTANDARD = LVCMOS33 ;   // Output
137 
NET "SEG_G"       LOC = "N16"    |     IOSTANDARD = LVCMOS33 ;   // Output
138 
NET "SEG_DP"      LOC = "P16"    |     IOSTANDARD = LVCMOS33 ;   // Output
139 
 
140 
NET "SEG_AN0"     LOC = "D14"    |     IOSTANDARD = LVCMOS33 ;   // Output
141 
NET "SEG_AN1"     LOC = "G14"    |     IOSTANDARD = LVCMOS33 ;   // Output
142 
NET "SEG_AN2"     LOC = "F14"    |     IOSTANDARD = LVCMOS33 ;   // Output
143 
NET "SEG_AN3"     LOC = "E13"    |     IOSTANDARD = LVCMOS33 ;   // Output
144 
 
145 
 
146 
#-----------------------------------------------------------------------------#
147 
# RS-232 Port                                                                 #
148 
#-----------------------------------------------------------------------------#
149 
 
150 
NET "UART_RXD"    LOC = "T13"    |     IOSTANDARD = LVCMOS33 ;   // Input
151 
NET "UART_TXD"    LOC = "R13"    |     IOSTANDARD = LVCMOS33 ;   // Output
152 
 
153 
NET "UART_RXD_A"  LOC = "N10"    |     IOSTANDARD = LVCMOS33 ;   // Input
154 
NET "UART_TXD_A"  LOC = "T14"    |     IOSTANDARD = LVCMOS33 ;   // Output
155 
 
156 
 
157 
#-----------------------------------------------------------------------------#
158 
# PS/2 Mouse/Keyboard Port                                                    #
159 
#-----------------------------------------------------------------------------#
160 
 
161 
NET "PS2_D"       LOC = "M15"    |     IOSTANDARD = LVCMOS33 ;   // I/O
162 
NET "PS2_C"       LOC = "M16"    |     IOSTANDARD = LVCMOS33 ;   // Output
163 
 
164 
 
165 
#-----------------------------------------------------------------------------#
166 
# Fast, Asynchronous SRAM                                                     #
167 
#-----------------------------------------------------------------------------#
168 
 
169 
# Address Bus Connections
170 
NET "SRAM_A17"    LOC = "L3"     |     IOSTANDARD = LVCMOS33 ;   // Output
171 
NET "SRAM_A16"    LOC = "K5"     |     IOSTANDARD = LVCMOS33 ;   // Output
172 
NET "SRAM_A15"    LOC = "K3"     |     IOSTANDARD = LVCMOS33 ;   // Output
173 
NET "SRAM_A14"    LOC = "J3"     |     IOSTANDARD = LVCMOS33 ;   // Output
174 
NET "SRAM_A13"    LOC = "J4"     |     IOSTANDARD = LVCMOS33 ;   // Output
175 
NET "SRAM_A12"    LOC = "H4"     |     IOSTANDARD = LVCMOS33 ;   // Output
176 
NET "SRAM_A11"    LOC = "H3"     |     IOSTANDARD = LVCMOS33 ;   // Output
177 
NET "SRAM_A10"    LOC = "G5"     |     IOSTANDARD = LVCMOS33 ;   // Output
178 
NET "SRAM_A9"     LOC = "E4"     |     IOSTANDARD = LVCMOS33 ;   // Output
179 
NET "SRAM_A8"     LOC = "E3"     |     IOSTANDARD = LVCMOS33 ;   // Output
180 
NET "SRAM_A7"     LOC = "F4"     |     IOSTANDARD = LVCMOS33 ;   // Output
181 
NET "SRAM_A6"     LOC = "F3"     |     IOSTANDARD = LVCMOS33 ;   // Output
182 
NET "SRAM_A5"     LOC = "G4"     |     IOSTANDARD = LVCMOS33 ;   // Output
183 
NET "SRAM_A4"     LOC = "L4"     |     IOSTANDARD = LVCMOS33 ;   // Output
184 
NET "SRAM_A3"     LOC = "M3"     |     IOSTANDARD = LVCMOS33 ;   // Output
185 
NET "SRAM_A2"     LOC = "M4"     |     IOSTANDARD = LVCMOS33 ;   // Output
186 
NET "SRAM_A1"     LOC = "N3"     |     IOSTANDARD = LVCMOS33 ;   // Output
187 
NET "SRAM_A0"     LOC = "L5"     |     IOSTANDARD = LVCMOS33 ;   // Output
188 
 
189 
 
190 
# Write enable and output enable control signals
191 
NET "SRAM_OE"     LOC = "K4"     |     IOSTANDARD = LVCMOS33 ;   // Output
192 
NET "SRAM_WE"     LOC = "G3"     |     IOSTANDARD = LVCMOS33 ;   // Output
193 
 
194 
 
195 
# SRAM Data signals, chip enables, and byte enables
196 
NET "SRAM0_IO15"  LOC = "R1"     |     IOSTANDARD = LVCMOS33 ;   // I/O
197 
NET "SRAM0_IO14"  LOC = "P1"     |     IOSTANDARD = LVCMOS33 ;   // I/O
198 
NET "SRAM0_IO13"  LOC = "L2"     |     IOSTANDARD = LVCMOS33 ;   // I/O
199 
NET "SRAM0_IO12"  LOC = "J2"     |     IOSTANDARD = LVCMOS33 ;   // I/O
200 
NET "SRAM0_IO11"  LOC = "H1"     |     IOSTANDARD = LVCMOS33 ;   // I/O
201 
NET "SRAM0_IO10"  LOC = "F2"     |     IOSTANDARD = LVCMOS33 ;   // I/O
202 
NET "SRAM0_IO9"   LOC = "P8"     |     IOSTANDARD = LVCMOS33 ;   // I/O
203 
NET "SRAM0_IO8"   LOC = "D3"     |     IOSTANDARD = LVCMOS33 ;   // I/O
204 
NET "SRAM0_IO7"   LOC = "B1"     |     IOSTANDARD = LVCMOS33 ;   // I/O
205 
NET "SRAM0_IO6"   LOC = "C1"     |     IOSTANDARD = LVCMOS33 ;   // I/O
206 
NET "SRAM0_IO5"   LOC = "C2"     |     IOSTANDARD = LVCMOS33 ;   // I/O
207 
NET "SRAM0_IO4"   LOC = "R5"     |     IOSTANDARD = LVCMOS33 ;   // I/O
208 
NET "SRAM0_IO3"   LOC = "T5"     |     IOSTANDARD = LVCMOS33 ;   // I/O
209 
NET "SRAM0_IO2"   LOC = "R6"     |     IOSTANDARD = LVCMOS33 ;   // I/O
210 
NET "SRAM0_IO1"   LOC = "T8"     |     IOSTANDARD = LVCMOS33 ;   // I/O
211 
NET "SRAM0_IO0"   LOC = "N7"     |     IOSTANDARD = LVCMOS33 ;   // I/O
212 
NET "SRAM0_CE1"   LOC = "P7"     |     IOSTANDARD = LVCMOS33 ;   // Output
213 
NET "SRAM0_UB1"   LOC = "T4"     |     IOSTANDARD = LVCMOS33 ;   // Output
214 
NET "SRAM0_LB1"   LOC = "P6"     |     IOSTANDARD = LVCMOS33 ;   // Output
215 
 
216 
NET "SRAM1_IO15"  LOC = "N1"     |     IOSTANDARD = LVCMOS33 ;   // I/O
217 
NET "SRAM1_IO14"  LOC = "M1"     |     IOSTANDARD = LVCMOS33 ;   // I/O
218 
NET "SRAM1_IO13"  LOC = "K2"     |     IOSTANDARD = LVCMOS33 ;   // I/O
219 
NET "SRAM1_IO12"  LOC = "C3"     |     IOSTANDARD = LVCMOS33 ;   // I/O
220 
NET "SRAM1_IO11"  LOC = "F5"     |     IOSTANDARD = LVCMOS33 ;   // I/O
221 
NET "SRAM1_IO10"  LOC = "G1"     |     IOSTANDARD = LVCMOS33 ;   // I/O
222 
NET "SRAM1_IO9"   LOC = "E2"     |     IOSTANDARD = LVCMOS33 ;   // I/O
223 
NET "SRAM1_IO8"   LOC = "D2"     |     IOSTANDARD = LVCMOS33 ;   // I/O
224 
NET "SRAM1_IO7"   LOC = "D1"     |     IOSTANDARD = LVCMOS33 ;   // I/O
225 
NET "SRAM1_IO6"   LOC = "E1"     |     IOSTANDARD = LVCMOS33 ;   // I/O
226 
NET "SRAM1_IO5"   LOC = "G2"     |     IOSTANDARD = LVCMOS33 ;   // I/O
227 
NET "SRAM1_IO4"   LOC = "J1"     |     IOSTANDARD = LVCMOS33 ;   // I/O
228 
NET "SRAM1_IO3"   LOC = "K1"     |     IOSTANDARD = LVCMOS33 ;   // I/O
229 
NET "SRAM1_IO2"   LOC = "M2"     |     IOSTANDARD = LVCMOS33 ;   // I/O
230 
NET "SRAM1_IO1"   LOC = "N2"     |     IOSTANDARD = LVCMOS33 ;   // I/O
231 
NET "SRAM1_IO0"   LOC = "P2"     |     IOSTANDARD = LVCMOS33 ;   // I/O
232 
NET "SRAM1_CE2"   LOC = "N5"     |     IOSTANDARD = LVCMOS33 ;   // Output
233 
NET "SRAM1_UB2"   LOC = "R4"     |     IOSTANDARD = LVCMOS33 ;   // Output
234 
NET "SRAM1_LB2"   LOC = "P5"     |     IOSTANDARD = LVCMOS33 ;   // Output
235 
 
236 
 
237 
#-----------------------------------------------------------------------------#
238 
# VGA Port                                                                    #
239 
#-----------------------------------------------------------------------------#
240 
 
241 
NET "VGA_R"       LOC = "R12"    |     IOSTANDARD = LVCMOS33 ;   // Output
242 
NET "VGA_G"       LOC = "T12"    |     IOSTANDARD = LVCMOS33 ;   // Output
243 
NET "VGA_B"       LOC = "R11"    |     IOSTANDARD = LVCMOS33 ;   // Output
244 
NET "VGA_HS"      LOC = "R9"     |     IOSTANDARD = LVCMOS33 ;   // Output
245 
NET "VGA_VS"      LOC = "T10"    |     IOSTANDARD = LVCMOS33 ;   // Output

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.