OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [branches/] [or1200_rel3/] [rtl/] [verilog/] [or1200_fpu_pre_norm_mul.v] - Blame information for rev 858

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 258 julius
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
////  or1200_fpu_pre_norm_mul                                     ////
4
////                                                              ////
5
////  This file is part of the OpenRISC 1200 project              ////
6
////  http://opencores.org/project,or1k                           ////
7
////                                                              ////
8
////  Description                                                 ////
9
////  pre-normalization entity for the multiplication unit        ////
10
////                                                              ////
11
////  To Do:                                                      ////
12
////                                                              ////
13
////                                                              ////
14
////  Author(s):                                                  ////
15
////      - Original design (FPU100) -                            ////
16
////        Jidan Al-eryani, jidan@gmx.net                        ////
17
////      - Conv. to Verilog and inclusion in OR1200 -            ////
18
////        Julius Baxter, julius@opencores.org                   ////
19
////                                                              ////
20
//////////////////////////////////////////////////////////////////////
21
//
22
//  Copyright (C) 2006, 2010
23
//
24
//      This source file may be used and distributed without        
25
//      restriction provided that this copyright statement is not   
26
//      removed from the file and that any derivative work contains 
27
//      the original copyright notice and the associated disclaimer.
28
//                                                           
29
//              THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY     
30
//      EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED   
31
//      TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS   
32
//      FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR      
33
//      OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,         
34
//      INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES    
35
//      (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE   
36
//      GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR        
37
//      BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF  
38
//      LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT  
39
//      (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT  
40
//      OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE         
41
//      POSSIBILITY OF SUCH DAMAGE. 
42
//
43
 
44
module or1200_fpu_pre_norm_mul (
45
                     clk_i,
46
                     opa_i,
47
                     opb_i,
48
                     exp_10_o,
49
                     fracta_24_o,
50
                     fractb_24_o
51
                     );
52
 
53
   parameter FP_WIDTH = 32;
54
   parameter MUL_SERIAL = 0; // 0 for parallel multiplier, 1 for serial
55
   parameter MUL_COUNT = 11; //11 for parallel multiplier, 34 for serial
56
   parameter FRAC_WIDTH = 23;
57
   parameter EXP_WIDTH = 8;
58
   parameter ZERO_VECTOR = 31'd0;
59
   parameter INF = 31'b1111111100000000000000000000000;
60
   parameter QNAN = 31'b1111111110000000000000000000000;
61
   parameter SNAN = 31'b1111111100000000000000000000001;
62
 
63
 
64
   input clk_i;
65
   input [FP_WIDTH-1:0] opa_i;
66
   input [FP_WIDTH-1:0] opb_i;
67
   output reg [EXP_WIDTH+1:0] exp_10_o;
68
   output [FRAC_WIDTH:0] fracta_24_o;
69
   output [FRAC_WIDTH:0] fractb_24_o;
70
 
71
 
72
   wire [EXP_WIDTH-1:0]      s_expa;
73
   wire [EXP_WIDTH-1:0]      s_expb;
74
 
75
   wire [FRAC_WIDTH-1:0]     s_fracta;
76
   wire [FRAC_WIDTH-1:0]     s_fractb;
77
 
78
   wire [EXP_WIDTH+1:0]      s_exp_10_o;
79
   wire [EXP_WIDTH+1:0]      s_expa_in;
80
   wire [EXP_WIDTH+1:0]      s_expb_in;
81
 
82
   wire                      s_opa_dn, s_opb_dn;
83
 
84
   assign s_expa = opa_i[30:23];
85
   assign s_expb = opb_i[30:23];
86
   assign s_fracta = opa_i[22:0];
87
   assign s_fractb = opb_i[22:0];
88
 
89
   // Output Register
90
   always @(posedge clk_i)
91
     exp_10_o <= s_exp_10_o;
92
 
93
   // opa or opb is denormalized
94
   assign s_opa_dn = !(|s_expa);
95
   assign s_opb_dn = !(|s_expb);
96
 
97
   assign fracta_24_o = {!s_opa_dn, s_fracta};
98
   assign fractb_24_o = {!s_opb_dn, s_fractb};
99
 
100
   assign s_expa_in = {2'd0, s_expa} + {9'd0, s_opa_dn};
101
   assign s_expb_in = {2'd0, s_expb} + {9'd0, s_opb_dn};
102
 
103
   assign s_exp_10_o = s_expa_in + s_expb_in - 10'b0001111111;
104
 
105
endmodule // or1200_fpu_pre_norm_mul
106
 
107
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.