URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [cris/] [hw/] [rv-n-cris/] [poll1.ms] - Blame information for rev 33

Details | Compare with Previous | View Log


#mach: crisv32
#sim(crisv32): --hw-device "/rv/dummy 0x12"
 
# A variant of trivial2.ms to check that the right thing happens when
# we reach the poll function with a dummy device.
 
 .include "testutils.inc"
 start
 move.d 0xd0000000,$r0
 move.d [$r0+],$r3
 cmp.d 0x12121212,$r3
 beq ok
 nop
bad:
 fail
ok:
 move.d 0x10000,$r10
0:
 bne 0b
 subq 1,$r10
 
 pass

Line No.	Rev	Author	Line
1	24	jeremybenn	`#mach: crisv32`
2			`#sim(crisv32): --hw-device "/rv/dummy 0x12"`
3
4			`# A variant of trivial2.ms to check that the right thing happens when`
5			`# we reach the poll function with a dummy device.`
6
7			`.include "testutils.inc"`
8			`start`
9			`move.d 0xd0000000,$r0`
10			`move.d [$r0+],$r3`
11			`cmp.d 0x12121212,$r3`
12			`beq ok`
13			`nop`
14			`bad:`
15			`fail`
16			`ok:`
17			`move.d 0x10000,$r10`
18			`0:`
19			`bne 0b`
20			`subq 1,$r10`
21
22			`pass`

Browse

Tools

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [cris/] [hw/] [rv-n-cris/] [poll1.ms] - Blame information for rev 33