OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [frv/] [fbralr.cgs] - Blame information for rev 33

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# frv testcase for fbralr
2
# mach: all
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global fbralr
9
fbralr:
10
        set_spr_addr    ok1,lr
11
        set_fcc         0x0 0
12
        fbralr
13
        fail
14
ok1:
15
        set_spr_addr    ok2,lr
16
        set_fcc         0x1 1
17
        fbralr
18
        fail
19
ok2:
20
        set_spr_addr    ok3,lr
21
        set_fcc         0x2 2
22
        fbralr
23
        fail
24
ok3:
25
        set_spr_addr    ok4,lr
26
        set_fcc         0x3 3
27
        fbralr
28
        fail
29
ok4:
30
        set_spr_addr    ok5,lr
31
        set_fcc         0x4 0
32
        fbralr
33
        fail
34
ok5:
35
        set_spr_addr    ok6,lr
36
        set_fcc         0x5 1
37
        fbralr
38
        fail
39
ok6:
40
        set_spr_addr    ok7,lr
41
        set_fcc         0x6 2
42
        fbralr
43
        fail
44
ok7:
45
        set_spr_addr    ok8,lr
46
        set_fcc         0x7 3
47
        fbralr
48
        fail
49
ok8:
50
        set_spr_addr    ok9,lr
51
        set_fcc         0x8 0
52
        fbralr
53
        fail
54
ok9:
55
        set_spr_addr    oka,lr
56
        set_fcc         0x9 1
57
        fbralr
58
        fail
59
oka:
60
        set_spr_addr    okb,lr
61
        set_fcc         0xa 2
62
        fbralr
63
        fail
64
okb:
65
        set_spr_addr    okc,lr
66
        set_fcc         0xb 3
67
        fbralr
68
        fail
69
okc:
70
        set_spr_addr    okd,lr
71
        set_fcc         0xc 0
72
        fbralr
73
        fail
74
okd:
75
        set_spr_addr    oke,lr
76
        set_fcc         0xd 1
77
        fbralr
78
        fail
79
oke:
80
        set_spr_addr    okf,lr
81
        set_fcc         0xe 2
82
        fbralr
83
        fail
84
okf:
85
        set_spr_addr    okg,lr
86
        set_fcc         0xf 3
87
        fbralr
88
        fail
89
okg:
90
 
91
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.