OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-dev/] [fsf-gcc-snapshot-1-mar-12/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [pr44999.c] - Blame information for rev 783

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* Use UXTB to extract the lowest byte.  */
2
/* { dg-options "-mthumb -Os" } */
3
/* { dg-require-effective-target arm_thumb2_ok } */
4
/* { dg-final { scan-assembler "uxtb" } } */
5
 
6
int tp(int x, int y)
7
{
8
  return (x & 0xff) - (y & 0xffff);
9
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.