OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-dev/] [fsf-gcc-snapshot-1-mar-12/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [volatile-bitfields-4.c] - Blame information for rev 691

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-require-effective-target arm_eabi } */
2
/* { dg-do compile } */
3
/* { dg-options "-O2" } */
4
/* { dg-final { scan-assembler-times "ldr\[\\t \]+\[^\n\]*,\[\\t \]*\\\[\[^\n\]*\\\]" 2 } } */
5
/* { dg-final { scan-assembler-times "str\[\\t \]+\[^\n\]*,\[\\t \]*\\\[\[^\n\]*\\\]" 2 } } */
6
/* { dg-final { scan-assembler-not "strb" } } */
7
 
8
struct thing {
9
  unsigned a: 8;
10
  unsigned b: 8;
11
  unsigned c: 8;
12
  unsigned d: 8;
13
};
14
 
15
struct thing2 {
16
  volatile unsigned a: 8;
17
  volatile unsigned b: 8;
18
  volatile unsigned c: 8;
19
  volatile unsigned d: 8;
20
};
21
 
22
void test1(volatile struct thing *t)
23
{
24
  t->a = 5;
25
}
26
 
27
void test2(struct thing2 *t)
28
{
29
  t->a = 5;
30
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.