URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-dev/] [fsf-gcc-snapshot-1-mar-12/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [mips/] [div-5.c] - Blame information for rev 847

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-options "-O -mgp64 (-mips16)" } */
/* { dg-final { scan-assembler "\tdiv\t" } } */
/* { dg-final { scan-assembler "\tmflo\t" } } */
/* { dg-final { scan-assembler-not "\tmfhi\t" } } */
 
typedef int SI __attribute__((mode(SI)));
 
MIPS16 SI
f (SI x, SI y)
{
  return x / y;
}

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-options "-O -mgp64 (-mips16)" } */`
2			`/* { dg-final { scan-assembler "\tdiv\t" } } */`
3			`/* { dg-final { scan-assembler "\tmflo\t" } } */`
4			`/* { dg-final { scan-assembler-not "\tmfhi\t" } } */`
5
6			`typedef int SI __attribute__((mode(SI)));`
7
8			`MIPS16 SI`
9			`f (SI x, SI y)`
10			`{`
11			`return x / y;`
12			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-dev/] [fsf-gcc-snapshot-1-mar-12/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [mips/] [div-5.c] - Blame information for rev 847