URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-dev/] [fsf-gcc-snapshot-1-mar-12/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [mips/] [save-restore-5.c] - Blame information for rev 783

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* Check that we don't try to save the same register twice. */`
2			`/* { dg-options "(-mips16) isa_rev>=1 -mgp32 -O2" } */`
3			`/* { dg-skip-if "PR target/46610" { mips-sgi-irix6* } } */`
4
5			`int bar (int, int, int, int);`
6			`void frob (void);`
7
8			`MIPS16 void`
9			`foo (int a1, int a2, int a3, int a4)`
10			`{`
11			`asm volatile ("" ::: "$2", "$3", "$4", "$5", "$6", "$7", "$8",`
12			`"$9", "$10", "$11", "$12", "$13", "$14", "$15", "$16",`
13			`"$18", "$19", "$20", "$21", "$22", "$23", "$24",`
14			`"$25", "$30", "$31", "memory");`
15			`__builtin_eh_return (bar (a1, a2, a3, a4), frob);`
16			`}`