OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [g++.old-deja/] [g++.law/] [arm11.C] - Blame information for rev 338

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 305 jeremybenn
// { dg-do assemble  }
2
// GROUPS passed ARM-compliance
3
// arm file
4
// Message-Id: <9302181055.AA12522@slsvitt>
5
// From: dcb@us-es.sel.de (David Binderman 3841)
6
// Subject: Page 81 of the ARM
7
// Date: Thu, 18 Feb 93 11:55:15 +0100
8
 
9
 
10
int main() {
11
        int x[ 10, 11]; // { dg-error "" } .*
12
 
13
        return 0;
14
}
15
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.