OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [g++.old-deja/] [g++.law/] [arm14.C] - Blame information for rev 305

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 305 jeremybenn
// { dg-do assemble  }
2
// GROUPS passed ARM-compliance
3
// unsorted.2 file
4
// Message-Id: 
5
// Date: Thu, 4 Jun 1992 15:07:56 GMT
6
// Subject: access control
7
// From: gjditchf@plg.waterloo.edu (Glen Ditchfield)
8
 
9
 
10
class X {
11
  private:
12
    enum E1 {a1, b1}; // { dg-error "" } private
13
  public:
14
    enum E2 {a2, b2};
15
    };
16
 
17
void h(X* p) {
18
    X::E2 e2;
19
    int x2 = X::a2;
20
 
21
    X::E1 e1;                   // { dg-error "" } within this context
22
    int x1 = X::a1;             // { dg-error "" } Should be rejected, and is.
23
    }
24
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.