OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [g++.old-deja/] [g++.law/] [arm5.C] - Blame information for rev 338

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 305 jeremybenn
// { dg-do run  }
2
// GROUPS passed ARM-compliance
3
// arm file
4
// Message-Id: <9212072127.AA24243@us-es.sel.de>
5
// From: dcb@us-es.sel.de
6
// Subject: page 78 of the ARM
7
// Date: Mon, 7 Dec 92 22:27:09 +0100
8
 
9
extern "C" int printf( const char *, ...);
10
 
11
int & max( int & a, int & b) {
12
        return (a < b) ? b : a;
13
}
14
 
15
int main( void) {
16
        int a = 1;
17
        int b = 2;
18
        int & c = max( a, b);
19
 
20
        if (&c == &b)
21
                printf( "PASS\n");
22
        else
23
                { printf( "FAIL\n"); return 1; }
24
        return 0;
25
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.