URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20030323-1.c] - Blame information for rev 338

Details | Compare with Previous | View Log


/* PR c/10178.  The following code would ICE because we didn't check for
   overflow when computing the range of the switch-statment, and therefore
   decided it could be implemented using bit-tests.  */
 
int
banana(long citron)
{
  switch (citron) {
    case 0x80000000:
    case 0x40000:
    case 0x40001:
      return 1;
      break;
  }
  return 0;
}
 

Line No.	Rev	Author	Line
1	297	jeremybenn	`/* PR c/10178. The following code would ICE because we didn't check for`
2			`overflow when computing the range of the switch-statment, and therefore`
3			`decided it could be implemented using bit-tests. */`
4
5			`int`
6			`banana(long citron)`
7			`{`
8			`switch (citron) {`
9			`case 0x80000000:`
10			`case 0x40000:`
11			`case 0x40001:`
12			`return 1;`
13			`break;`
14			`}`
15			`return 0;`
16			`}`
17

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20030323-1.c] - Blame information for rev 338