OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20080922-1.c] - Blame information for rev 338

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 297 jeremybenn
typedef struct rtx_def *rtx;
2
typedef struct rtvec_def *rtvec;
3
enum rtx_code { PARALLEL, SET };
4
union rtunion_def {
5
    rtx rt_rtx;
6
    rtvec rt_rtvec;
7
};
8
typedef union rtunion_def rtunion;
9
struct rtx_def {
10
    rtunion fld;
11
};
12
struct rtvec_def {
13
    int num_elem;
14
};
15
extern rtx operand;
16
 
17
rtx peephole2_insns (rtx x0, enum rtx_code code)
18
{
19
  switch (code)
20
    {
21
      case SET:
22
          operand = (((x0)->fld).rt_rtx);
23
          return operand;
24
      case PARALLEL:
25
          if ((((((x0)->fld).rt_rtvec))->num_elem) == 2)
26
            return 0;
27
          break;
28
    }
29
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.