URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.dg/] [gomp/] [atomic-11.c] - Blame information for rev 298

Go to most recent revision | Details | Compare with Previous | View Log


/* PR middle-end/36877 */
/* { dg-do compile } */
/* { dg-options "-fopenmp" } */
/* { dg-options "-fopenmp -march=i386" { target { { i?86-*-* x86_64-*-* } && ilp32 } } } */
 
int i;
float f;
 
void foo (void)
{
#pragma omp atomic
  i++;
#pragma omp atomic
  f += 1.0;
}
 
/* { dg-final { scan-assembler-not "__sync_(fetch|add|bool|val)" { target i?86-*-* x86_64-*-* powerpc*-*-* ia64-*-* s390*-*-* sparc*-*-* } } } */

Line No.	Rev	Author	Line
1	298	jeremybenn	`/* PR middle-end/36877 */`
2			`/* { dg-do compile } */`
3			`/* { dg-options "-fopenmp" } */`
4			`/* { dg-options "-fopenmp -march=i386" { target { { i?86-- x86_64-- } && ilp32 } } } */`
5
6			`int i;`
7			`float f;`
8
9			`void foo (void)`
10			`{`
11			`#pragma omp atomic`
12			`i++;`
13			`#pragma omp atomic`
14			`f += 1.0;`
15			`}`
16
17			`/* { dg-final { scan-assembler-not "__sync_(fetch\|add\|bool\|val)" { target i?86-- x86_64-- powerpc--* ia64-- s390--* sparc--* } } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.dg/] [gomp/] [atomic-11.c] - Blame information for rev 298