URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.dg/] [tls/] [opt-7.c] - Blame information for rev 338

Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-options "-O2 -fPIC" } */
/* { dg-require-effective-target tls_native } */
/* { dg-require-effective-target fpic } */
 
static __thread void *baz [4] __attribute__((tls_model ("initial-exec")));
void foo (void)
{
  void **u = (void **) baz;
 
  u[0] = 0;
  u[1] = 0;
}
 
/* { dg-final { scan-assembler-not "\[48\]\\+baz" { target i?86-*-* x86_64-*-* } } } */

Line No.	Rev	Author	Line
1	298	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-options "-O2 -fPIC" } */`
3			`/* { dg-require-effective-target tls_native } */`
4			`/* { dg-require-effective-target fpic } */`
5
6			`static __thread void *baz [4] __attribute__((tls_model ("initial-exec")));`
7			`void foo (void)`
8			`{`
9			`void u = (void ) baz;`
10
11			`u[0] = 0;`
12			`u[1] = 0;`
13			`}`
14
15			`/* { dg-final { scan-assembler-not "\[48\]\\+baz" { target i?86-- x86_64-- } } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.dg/] [tls/] [opt-7.c] - Blame information for rev 338