URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [g2.c] - Blame information for rev 338

Details | Compare with Previous | View Log


/* Verify that hardware multiply is preferred on XScale. */
/* { dg-do compile } */
/* { dg-options "-mcpu=xscale -O2" } */
/* { dg-skip-if "Test is specific to the Xscale" { arm*-*-* } { "-march=*" } { "-march=xscale" } } */
/* { dg-require-effective-target arm32 } */
 
/* Brett Gaines' test case. */
unsigned BCPL(unsigned) __attribute__ ((naked));
unsigned BCPL(unsigned seed)
{
    /* Best code would be:
       ldr r1, =2147001325
       ldr r2, =715136305
       mla r0, r1, r0, r2
       mov pc, lr */
 
    return seed * 2147001325U + 715136305U;
}
 
/* { dg-final { scan-assembler "mla\[   ].*" } } */

Line No.	Rev	Author	Line
1	313	jeremybenn	`/* Verify that hardware multiply is preferred on XScale. */`
2			`/* { dg-do compile } */`
3			`/* { dg-options "-mcpu=xscale -O2" } */`
4			`/* { dg-skip-if "Test is specific to the Xscale" { arm--* } { "-march=" } { "-march=xscale" } } /`
5			`/* { dg-require-effective-target arm32 } */`
6
7			`/* Brett Gaines' test case. */`
8			`unsigned BCPL(unsigned) __attribute__ ((naked));`
9			`unsigned BCPL(unsigned seed)`
10			`{`
11			`/* Best code would be:`
12			`ldr r1, =2147001325`
13			`ldr r2, =715136305`
14			`mla r0, r1, r0, r2`
15			`mov pc, lr */`
16
17			`return seed * 2147001325U + 715136305U;`
18			`}`
19
20			`/* { dg-final { scan-assembler "mla\[ ]." } } /`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [g2.c] - Blame information for rev 338