OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon-vmla-1.c] - Blame information for rev 338

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 313 jeremybenn
/* { dg-require-effective-target arm_neon_hw } */
2
/* { dg-options "-O2 -mfpu=neon -mfloat-abi=softfp -ftree-vectorize" } */
3
/* { dg-final { scan-assembler "vmla\\.f32" } } */
4
 
5
/* Verify that VMLA is used.  */
6
void f1(int n, float a, float x[], float y[]) {
7
  int i;
8
  for (i = 0; i < n; ++i)
9
    y[i] = a * x[i] + y[i];
10
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.