OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [thumb2-mul-speed.c] - Blame information for rev 338

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 313 jeremybenn
/* Do not use 16-bit multiply instructions in Thumb-2 mode when
2
   optimizing for speed.  */
3
/* { dg-options "-mthumb -O2" }  */
4
/* { dg-require-effective-target arm_thumb2_ok } */
5
/* { dg-final { scan-assembler-not "muls" } } */
6
 
7
int f(int i, int j)
8
{
9
  return i * j;
10
}
11
 
12
int x;
13
 
14
void g(int i, int j)
15
{
16
  if (i * j < 0)
17
    x = 1;
18
}
19
 
20
int h(int i, int j)
21
{
22
  i = i * j;
23
  if (i < 0)
24
    x = 1;
25
  return i;
26
}
27
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.