URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [abi-1.c] - Blame information for rev 338

Details | Compare with Previous | View Log


/* Make certain that we pass V2DF in the correct register for SSE1.  */
/* { dg-do compile } */
/* { dg-options "-O1 -msse -mno-sse2" } */
/* { dg-require-effective-target sse } */
 
typedef double v2df __attribute__((vector_size (16)));
v2df foo (void) { return (v2df){ 1.0, 2.0 }; }
 
/* { dg-final { scan-assembler-times "xmm0" 1 } } */

Line No.	Rev	Author	Line
1	318	jeremybenn	`/* Make certain that we pass V2DF in the correct register for SSE1. */`
2			`/* { dg-do compile } */`
3			`/* { dg-options "-O1 -msse -mno-sse2" } */`
4			`/* { dg-require-effective-target sse } */`
5
6			`typedef double v2df __attribute__((vector_size (16)));`
7			`v2df foo (void) { return (v2df){ 1.0, 2.0 }; }`
8
9			`/* { dg-final { scan-assembler-times "xmm0" 1 } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [abi-1.c] - Blame information for rev 338