OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx-set-v32qi-1.c] - Blame information for rev 338

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do run } */
2
/* { dg-require-effective-target avx } */
3
/* { dg-options "-O2 -mavx" } */
4
 
5
#include "avx-check.h"
6
 
7
static __m256i
8
__attribute__((noinline))
9
foo (char *v)
10
{
11
  return _mm256_set_epi8 (v[31], v[30], v[29], v[28],
12
                          v[27], v[26], v[25], v[24],
13
                          v[23], v[22], v[21], v[20],
14
                          v[19], v[18], v[17], v[16],
15
                          v[15], v[14], v[13], v[12],
16
                          v[11], v[10], v[9], v[8],
17
                          v[7], v[6], v[5], v[4],
18
                          v[3], v[2], v[1], v[0]);
19
}
20
 
21
static void
22
avx_test (void)
23
{
24
  char v[32] =
25
    {
26
      -3, 60, 48, 104, -90, 37, -48, 78,
27
      4, 33, 81, 4, -89, 17, 8, 68,
28
      -13, 30, 78, 149, -70, -37, 98, 38,
29
      41, 73, 89, 14, 80, 117, 108, 8
30
    };
31
  union256i_b u;
32
 
33
  u.x = foo (v);
34
  if (check_union256i_b (u, v))
35
    abort ();
36
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.