OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx-vinsertf128-256-3.c] - Blame information for rev 779

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do run } */
2
/* { dg-require-effective-target avx } */
3
/* { dg-options "-O2 -mavx" } */
4
 
5
#include "avx-check.h"
6
 
7
#ifndef OFFSET
8
#define OFFSET 0
9
#endif
10
 
11
#if OFFSET < 0 || OFFSET > 1
12
#error OFFSET must be within [0..1]
13
#endif
14
 
15
void static
16
avx_test (void)
17
{
18
  int i;
19
  union256i_d u, s1;
20
  union128i_d s2;
21
  int e [8];
22
 
23
  s1.x = _mm256_set_epi32 (39467, 45789, 78342, 67892, 76678, 12963, 29746, 24753);
24
  s2.x = _mm_set_epi32 (57493, 38395, 22479, 31614);
25
  u.x = _mm256_insertf128_si256 (s1.x, s2.x, OFFSET);
26
 
27
  for (i = 0; i < 8; i++)
28
    e[i] = s1.a[i];
29
 
30
  for (i=0; i < 4; i++)
31
    e[i + (OFFSET * 4)] = s2.a[i];
32
 
33
  if (check_union256i_d (u, e))
34
    abort ();
35
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.